共 13 条
[1]
A digital architecture for support vector machines: Theory, algorithm, and FPGA implementation
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2003, 14 (05)
:993-1009
[3]
Jiang YY, 2017, MIDWEST SYMP CIRCUIT, P180, DOI 10.1109/MWSCAS.2017.8052890
[4]
Khan F. M., 2004, P IEEE INT S CIRC SY, V5, P5154
[5]
Kumar S, 2017, 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P45, DOI 10.1109/ICACCI.2017.8125814
[6]
Mahmoodi D., 2011, Journal of Software Engineering and Applications, V4, P320, DOI [10.4236/jsea.2011.45036, DOI 10.4236/JSEA.2011.45036]
[7]
MeyerBaese U, 2007, SIGNALS COMMUN TECHN, P1, DOI 10.1007/978-3-540-72613-5
[8]
Omar P., 2006, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, P1
[9]
Saini R, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), P2129, DOI 10.1109/RTEICT.2017.8256976
[10]
Saurav S, 2015, 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P521, DOI 10.1109/ICACCI.2015.7275661