共 49 条
[1]
FPGA Design and Implementation of an AES Algorithm based on Iterative Looping Architecture
[J].
2019 IEEE 9TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE-BERLIN),
2019,
:1-5
[3]
Alrabeiah M., 2019, ARXIV191002900
[4]
Alrabeiah M., 2019, ARXIV191106257
[5]
Alrabeiah M, 2019, CONF REC ASILOMAR C, P1465, DOI [10.1109/IEEECONF44664.2019.9048929, 10.1109/ieeeconf44664.2019.9048929]
[6]
Andrychowicz M, 2016, ADV NEUR IN, V29
[9]
Chen J, 2019, arXiv:1910.04952