Low-Power H.264 Video Compression Architectures for Mobile Communication

被引:24
作者
Bahari, Asral [1 ]
Arslan, Tughrul [2 ]
Erdogan, Ahmet T. [2 ]
机构
[1] Univ Malaysia UniMAP, Sch Microelect Engn, Jejawi 02600, Perlis, Malaysia
[2] Univ Edinburgh, Sch Engn, Edinburgh EH9 3JL, Midlothian, Scotland
关键词
Low-power design; motion estimation (ME); video coding; VLSI architecture; MOTION ESTIMATION; DESIGN; ALGORITHM;
D O I
10.1109/TCSVT.2009.2022779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a method to reduce the computation and memory access for variable block size motion estimation (ME) using pixel truncation. Previous work has focused on implementing pixel truncation using a fixed-block-size (16x16 pixels) ME. However, pixel truncation fails to give satisfactory results for smaller block partitions. In this paper, we analyze the effect of truncating pixels for smaller block partitions and propose a method to improve the frame prediction. Our method is able to reduce the total computation and memory access compared to conventional full-search method without significantly degrading picture quality. With unique data arrangement, the proposed architectures are able to save up to 53% energy compared to the conventional full-search architecture. This makes such architectures attractive for H.264 application in future mobile devices.
引用
收藏
页码:1251 / 1261
页数:11
相关论文
共 20 条
[1]  
BAHARI A, P IEEE WORKSH SIGN P, P681
[2]   Low power hardware architecture for VBSME using pixel truncation [J].
Bahari, Asral ;
Arslan, Tughrul ;
Erdogan, Ahmet T. .
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, :389-394
[3]  
CHAN Y, 1995, P ICIP 95, V3, P252
[4]   A platform based bus-interleaved architecture for de-blocking filter in H.264/MPEG-4 AVC [J].
Chang, SC ;
Peng, WH ;
Wang, SH ;
Chiang, T .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (01) :249-255
[5]   Analysis and architecture design of variable block-size motion estimation for H.264/AVC [J].
Chen, CY ;
Chien, SY ;
Huang, YW ;
Chen, TC ;
Wang, TC ;
Chen, LG .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (03) :578-593
[6]   A NEW BLOCK-MATCHING CRITERION FOR MOTION ESTIMATION AND ITS IMPLEMENTATION [J].
CHEN, MJ ;
CHEN, LG ;
CHIUEH, TD ;
LEE, YP .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (03) :231-236
[7]  
CHEN TC, P IEEE VLSI TSA INT, P271
[8]   Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC [J].
Chen, Tung-Chien ;
Chen, Yu-Han ;
Tsai, Sung-Fang ;
Chien, Shao-Yi ;
Chen, Liang-Gee .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) :568-577
[9]   Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder [J].
Chen, Tung-Chien ;
Chien, Shao-Yi ;
Huang, Yu-Wen ;
Tsai, Chen-Han ;
Chen, Ching-Yeh ;
Chen, To-Wei ;
Chen, Liang-Gee .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (06) :673-688
[10]   Two-bit transform for binary block motion estimation [J].
Ertürk, A ;
Ertürk, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (07) :938-946