Application challenges with double patterning technology (DPT) beyond 45nm

被引:16
|
作者
Park, Jungchul [1 ]
Hsu, Stephen [1 ]
Van Den Broeke, Douglas [1 ]
Chen, J. Fung [1 ]
Dusa, Mircea [2 ]
Socha, Robert [2 ]
Finders, Jo [3 ]
Vleeming, Bert [3 ]
van Oosten, Anton [3 ]
Nikolsky, Peter [3 ]
Wiaux, Vincent [4 ]
Hendrickx, Eric [4 ]
Bekaert, Joost [4 ]
Vandenberghe, Geert [4 ]
机构
[1] ASML Mask Tools, 4800 Great Amer Pkwy, Santa Clara, CA 95054 USA
[2] ASML Technol Dev Ctr, Santa Clara, CA 95054 USA
[3] ASML Netherlands BV, NL-5504 DR Veldhoven, Netherlands
[4] IMEC Vzw, B-3001 Leuven, Belgium
来源
PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2 | 2006年 / 6349卷
关键词
double patterning technology; DPT; double exposure technology; DET; such as Double Dipole Lithography; DDL; coloring line method (CLN); coloring space method (CSP); feature stitching; mask error factor; MEF; and model-based OPC;
D O I
10.1117/12.692921
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Double patterning technology (DPT) is a promising technique that bridges the anticipated technology gap from the use of 193 nm immersion to EUV for the half-pitch device node beyond 45 nm. The intended mask pattern is formed by two independent patterning steps. Using DPT, there is no optical imaging correlation between the two separate patterning steps except for the impact from mask overlay. In each of the single exposure step, we can relax the dense design pattern pitches by decomposing them into two half-dense ones. This allows a higher k(1) imaging factor for each patterning step. With combined patterns, we can achieve overall k(1) factor that exceeds the conventional Rayleigh resolution limit. This paper addresses DPT application challenges with respect to both mask error factor (MEF) and 2D patterning. In our simulations using DPT with relaxed feature pitch for each exposure step, the MEF for the line/space is fairly manageable for 32 nm half-pitch and below. The real challenge for the 32 nm half-pitch and below with DPT is how to deal with the printing of small 2D features resulting from the many cutting sites due to feature decomposition. Each split of a dense pattern generates two difficult-to-print line-end type features with dimension less than one-fifth or one-sixth of ArF wavelength. Worse, the proximity environment of the 2D cut features can then become quite complex. How to stitch them correctly back to the original target requires careful attention. Applying target bias can improve the printing performance in general. But using a model-based stitching error correction method seems to be a preferred solution.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Design and Analysis of Leakage Current and Delay for Double Gate MOSFET at 45nm in CMOS Technology
    Manorama
    Shrivastava, Pavan
    Akashe, Shyam
    7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 301 - 306
  • [42] Alternated phase shift mask for 45nm node contact holes patterning
    Cantu, Pietro
    Capetti, Gianfranco
    Catarisano, Chiara
    D'Angelo, Fabrizio
    Vaccaro, Alessandro
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U2411 - U2422
  • [43] Restoration solutions for plasma-damaged ultra low k for the 45nm technology node and beyond
    Chaabouni, Hamed
    Chapelon, Laurent-Luc
    Chevolleau, Thierry
    Joubert, Olivier
    Torres, Joaquin
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 293 - 299
  • [44] Controlling CD uniformity for 45nm technology node applications
    Plumhoff, J.
    Srinivasan, S.
    Westerman, R.
    Johnson, D.
    Constantine, C.
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [45] STI gap-fill technology with High Aspect Ratio Process for 45nm CMOS and beyond
    Tilke, A. T.
    Hampp, R.
    Stapelmann, C.
    Culmsee, M.
    Conti, R.
    Wille, W.
    Jaiswal, R.
    Galiano, M.
    Jain, A.
    2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 71 - +
  • [46] An Integrated Reconfigurable Tuner in 45nm CMOS SOI Technology
    Jou, Alice Yi-Szu
    Liu, Chen
    Mohammadi, Saeed
    2015 IEEE 15TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2015, : 67 - 69
  • [47] The effects of RET on process capability for 45nm technology node
    Zhang, F
    Li, YQ
    2ND INTERNATIONAL CONFERENCE ON ADVANCED OPTICAL MANUFACTURING AND TESTING TECHNOLOGIES: ADVANCED OPTICAL MANUFACTURING TECHNOLOGIES, 2006, 6149
  • [48] A Review on Leakage Power Reduction Techniques at 45nm Technology
    Kumar, N. Praveen
    Charles, B. Stephen
    Sumalatha, V.
    MATERIALS TODAY-PROCEEDINGS, 2015, 2 (09) : 4569 - 4574
  • [49] High transmission mask technology for 45nm node imaging
    Conley, Will
    Morgana, Nicolo
    Kasprowicz, Bryan S.
    Cangemi, Mike
    Lassiter, Matt
    Litt, Lloyd C.
    Cangemi, Marc
    Cottle, Rand
    Wu, Wei
    Cobb, Jonathan
    Ham, Young-Mog
    Lucas, Kevin
    Roman, Bernie
    Progler, Chris
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U574 - U583
  • [50] High transmission mask technology for 45nm node imaging
    Conley, W
    Cangemi, M
    Kasprowicz, BS
    Lassiter, M
    Litt, LC
    Cangemi, M
    Cottle, R
    Smith, M
    Wu, W
    Cobb, J
    Carter, R
    Ham, YM
    Lucas, K
    Roman, B
    Progler, C
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 349 - 354