Application challenges with double patterning technology (DPT) beyond 45nm

被引:16
|
作者
Park, Jungchul [1 ]
Hsu, Stephen [1 ]
Van Den Broeke, Douglas [1 ]
Chen, J. Fung [1 ]
Dusa, Mircea [2 ]
Socha, Robert [2 ]
Finders, Jo [3 ]
Vleeming, Bert [3 ]
van Oosten, Anton [3 ]
Nikolsky, Peter [3 ]
Wiaux, Vincent [4 ]
Hendrickx, Eric [4 ]
Bekaert, Joost [4 ]
Vandenberghe, Geert [4 ]
机构
[1] ASML Mask Tools, 4800 Great Amer Pkwy, Santa Clara, CA 95054 USA
[2] ASML Technol Dev Ctr, Santa Clara, CA 95054 USA
[3] ASML Netherlands BV, NL-5504 DR Veldhoven, Netherlands
[4] IMEC Vzw, B-3001 Leuven, Belgium
来源
PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2 | 2006年 / 6349卷
关键词
double patterning technology; DPT; double exposure technology; DET; such as Double Dipole Lithography; DDL; coloring line method (CLN); coloring space method (CSP); feature stitching; mask error factor; MEF; and model-based OPC;
D O I
10.1117/12.692921
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Double patterning technology (DPT) is a promising technique that bridges the anticipated technology gap from the use of 193 nm immersion to EUV for the half-pitch device node beyond 45 nm. The intended mask pattern is formed by two independent patterning steps. Using DPT, there is no optical imaging correlation between the two separate patterning steps except for the impact from mask overlay. In each of the single exposure step, we can relax the dense design pattern pitches by decomposing them into two half-dense ones. This allows a higher k(1) imaging factor for each patterning step. With combined patterns, we can achieve overall k(1) factor that exceeds the conventional Rayleigh resolution limit. This paper addresses DPT application challenges with respect to both mask error factor (MEF) and 2D patterning. In our simulations using DPT with relaxed feature pitch for each exposure step, the MEF for the line/space is fairly manageable for 32 nm half-pitch and below. The real challenge for the 32 nm half-pitch and below with DPT is how to deal with the printing of small 2D features resulting from the many cutting sites due to feature decomposition. Each split of a dense pattern generates two difficult-to-print line-end type features with dimension less than one-fifth or one-sixth of ArF wavelength. Worse, the proximity environment of the 2D cut features can then become quite complex. How to stitch them correctly back to the original target requires careful attention. Applying target bias can improve the printing performance in general. But using a model-based stitching error correction method seems to be a preferred solution.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Litho metrology challenges for the 45nm technology node and beyond
    Allgair, John A.
    Bunday, Benjamin D.
    Bishop, Mike
    Lipscomb, Pete
    Orji, Ndubuisi G.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [2] Reliability challenges for 45nm and beyond
    McPherson, J. W.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 176 - 181
  • [3] Metal gate technology for 45nm and beyond
    Shibahara, Kentaro
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 105 - 106
  • [4] Design and CAD challenges in 45nm CMOS and beyond
    Frank, David J.
    Puri, Ruchir
    Toma, Dorel
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 497 - +
  • [5] Adouble-line/double-patterning process to extend immersion beyond 45nm
    Wagner, Christian
    Finders, Jo
    de Klerk, Jos
    Kool, Ron
    SOLID STATE TECHNOLOGY, 2007, 50 (06) : 51 - +
  • [6] Advanced CMOS technology beyond 45nm node
    Kawanaka, Shigeru
    Hokazono, Akira
    Yasutake, Nobuaki
    Tatsumura, Kosuke
    Koyama, Masato
    Toyoshima, Yoshiaki
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 164 - +
  • [7] Technology modeling and characterization beyond the 45nm node
    Nassif, Sani R.
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 132 - 132
  • [8] DFM challenges for 32nm node with double dipole lithography (DDL) and double patterning technology (DPT)
    Chen, J. Fung
    Staud, Wolf
    Arnold, Bill
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 479 - +
  • [9] 45nm and 32nm half-pitch patterning with 193nm dry lithography and double patterning
    Dai, Huixiong
    Bencher, Chris
    Chen, Yongmei
    Woo, Hyungje
    Ngai, Chris
    Xu, Xumou
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [10] Analyzing the Impact of Double Patterning Lithography on SRAM Variability in 45nm CMOS
    Joshi, Vivek
    Wieckowski, Michael
    Chen, Gregory K.
    Blaauw, David
    Sylvester, Dennis
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,