共 50 条
- [1] Litho metrology challenges for the 45nm technology node and beyond METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
- [2] Reliability challenges for 45nm and beyond 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 176 - 181
- [3] Metal gate technology for 45nm and beyond 2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 105 - 106
- [4] Design and CAD challenges in 45nm CMOS and beyond IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 497 - +
- [6] Advanced CMOS technology beyond 45nm node 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 164 - +
- [7] Technology modeling and characterization beyond the 45nm node 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 132 - 132
- [8] DFM challenges for 32nm node with double dipole lithography (DDL) and double patterning technology (DPT) ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 479 - +
- [9] 45nm and 32nm half-pitch patterning with 193nm dry lithography and double patterning OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
- [10] Analyzing the Impact of Double Patterning Lithography on SRAM Variability in 45nm CMOS IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,