Non-Volatile Look-up Table Based FPGA Implementations

被引:0
作者
Xie, Lei [1 ]
Du Nguyen, Hoang Anh [1 ]
Taouil, Mottaqiallah [1 ]
Hamdioui, Said [1 ]
Bertels, Koen [1 ]
Alfailakawi, Mohammad [2 ]
机构
[1] Delft Univ Technol, Lab Comp Engn, Delft, Netherlands
[2] Kuwait Univ, Dept Comp Engn, Kuwait, Kuwait
来源
PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT) | 2016年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many emerging technologies are under investigation to realize alternatives for future scalable electronics. Memristor is one of the most promising candidates due to memrsitor's non-volatility, high integration density, near-zero standby power consumption, etc. Memristors have been recently utilized in non-volatile memory, neuromorphic system, resistive computing architecture, and FPGA to name but a few. An FPGA typically consists of configurable logic blocks (CLBs), programmable interconnects, configuration, and block memories. Most of the recent work done was focused on using memristor to build FPGA interconnects and memories. This paper proposes two novel FPGA implementations that utilize memristor-based CLBs and their corresponding automatic design flow. To illustrate the potential of the proposed implementations, they are benchmarked using Toronto 20, and compared with the state-of-the-art in terms of area and delay. The experimental results show that both the area (up to 4.24x) and delay (up to 1.46x) of the novel FPGAs are very promising.
引用
收藏
页码:165 / 170
页数:6
相关论文
共 50 条
[21]   A Test Approach for Look-Up Table Based FPGAs [J].
Ehsan Atoofian ;
Zainalabedin Navabi .
Journal of Computer Science and Technology, 2006, 21 :141-146
[22]   A test approach for look-up table based FPGAs [J].
Atoofian, E ;
Navabi, Z .
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (01) :141-146
[23]   A shifter look-up table technique based on HXDSP [J].
Ye H. ;
Gu N. ;
Lin C. ;
Zhang X. ;
Chen R. .
Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2019, 45 (10) :2044-2050
[24]   An optimum ORA BIST for multiple fault FPGA Look-Up Table testing [J].
Alaghi, Armin ;
Yarandi, Mahnaz Sadoughi ;
Navabi, Zainalabedin .
PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, :293-+
[25]   An Energy-Efficient Look-up Table Framework for Super Resolution on FPGA [J].
Li, Huanan ;
Jia, Shicheng ;
Guan, Juntao ;
Lai, Rui ;
Liu, Shubin ;
Zhu, Zhangming .
2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, :527-531
[26]   Variation-Tolerant and Low Power Look-Up Table (I,UT) Using Spin-Torque Transfer Magnetic RAM for Non-volatile Field Programmable Gate Array (FPGA) [J].
Jo, Kangwook ;
Cho, Kyungseon ;
Yoon, Hongil .
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, :101-102
[27]   The 2006 CHF look-up table [J].
Groeneveld, D. C. ;
Shan, J. Q. ;
Vasic, A. Z. ;
Leung, L. K. H. ;
Durmayaz, A. ;
Yang, J. ;
Cheng, S. C. ;
Tanase, A. .
NUCLEAR ENGINEERING AND DESIGN, 2007, 237 (15-17) :1909-1922
[28]   An Improved Look-Up Table-Based FPGA Implementation of Image Warping for CMOS Image Sensors [J].
Ro, Se-yong ;
Luo, Lin-bo ;
Chong, Jong-wha .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (11) :2682-2692
[29]   Look-up table based task planning for humanoid robot [J].
Kim, M ;
Cho, K ;
Chung, WJ ;
You, BJ ;
Lee, CW .
INTELLIGENT AUTONOMOUS SYSTEMS 6, 2000, :265-272
[30]   Fuzzy logic based look-up table controller with generalization [J].
Albertos, P ;
Olivares, M ;
Sala, A .
PROCEEDINGS OF THE 2000 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2000, :1949-1953