Folded multiple-capture: An architecture for high dynamic range disturbance-tolerant focal plane array

被引:11
作者
Kavusi, S [1 ]
El Gamal, A [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
来源
INFRARED TECHNOLOGY AND APPLICATIONS XXX | 2004年 / 5406卷
关键词
IR focal plane array ROIC; high dynamic range; vertical integration;
D O I
10.1117/12.543543
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Earlier studies have shown that multiple capture can achieve high SNR, but cannot satisfy the high dynamic range (HDR) and high speed requirements of the Vertically-Integrated-Sensor-Array (VISA) project. Synchronous self-reset, on the other hand, can achieve these requirements, but suffers from poor SNR. Extended counting can achieve high dynamic range at high frame rate and with good SNR, but at the expense of high power consumption. The paper proposes a new HDR focal plane array architecture, denoted by folded-multiple capture (FMC), which by combining features of the synchronous self-reset and multiple capture schemes, can satisfy the VISA requirements at a fraction of the power dissipation and with more robustness to device variations than extended counting. The architecture is also capable of detecting subframe disturbances, e.g., due to laser jamming, and correcting for it.
引用
收藏
页码:351 / 360
页数:10
相关论文
共 17 条
[1]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[2]   Vertically integrated sensors for advanced imaging applications [J].
Benthien, S ;
Lulé, T ;
Schneider, B ;
Wagner, M ;
Verhoeven, M ;
Böhm, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :939-945
[3]  
Burns J., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P268, DOI 10.1109/ISSCC.2001.912632
[4]   Overview of advances in high performance ROIC designs for use with IRFPAs [J].
Chen, L ;
Hewitt, M ;
Gulbransen, D ;
Pettijohn, K ;
Chen, B ;
Wyles, R .
INFRARED DETECTORS AND FOCAL PLANE ARRAYS VI, 2000, 4028 :124-138
[5]  
FOWLER AM, 1991, P SOC PHOTO-OPT INS, V1541, P127, DOI 10.1117/12.49326
[6]   A digital background calibration technique for time-interleaved analog-to-digital converters [J].
Fu, DH ;
Dyer, KC ;
Lewis, SH ;
Hurst, PJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1904-1911
[7]  
HORN SB, 2004, SPIE DEF SEC S APR
[8]   A HIGH-RESOLUTION, COMPACT, AND LOW-POWER ADC SUITABLE FOR ARRAY IMPLEMENTATION IN STANDARD CMOS [J].
JANSSON, C .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11) :904-912
[9]  
KAVUSI S, 2004, P SPIE, V5301
[10]  
KAVUSI S, 2004, SPIE DEF SEC S APR