共 14 条
- [1] Matrix-based test vector decompression using an embedded processor [J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 159 - 165
- [2] Extending OPMISR. beyond 10x scan test efficiency [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05): : 65 - 73
- [3] Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
- [4] Chandra A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P113, DOI 10.1109/VTEST.2000.843834
- [7] Test vector decompression via cyclical scan chains and its application to testing core-based designs [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 458 - 464
- [8] A SmartBIST variant with guaranteed encoding [J]. 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 325 - 330
- [9] KRSTIC A., 1998, DELAY FAULT TESTING
- [10] POLIAN I, 2004, P IEEE EUR TEST S