Interleaving of delay fault test data for efficient test compression with statistical coding

被引:0
作者
Namba, Kazuteru [1 ]
Ito, Hideo [1 ]
机构
[1] Chiba Univ, Fac Engn, Inage Ku, 1-33 Yayoi Cho, Chiba 2638522, Japan
来源
PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM | 2006年
关键词
test compression; statistical coding; delay fault testing; two-pattern testing; enhanced scan design;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a method providing efficient test compression, for delay fault testing using enhanced scan design. In the proposed method, the initial anal transition. vectors of test data are interleaved before test compression using statistical coding. This paper also shows test architecture for delay fault testing using the proposed method. The proposed method is experimentally evaluated from the viewpoint of compression rates. For robust. testable path. delay fault testing on, 11 out of 23 ISCAS89 benchmark circuits, the combination of Huffman coding anal the proposed method provides higher compression rates than. Huffman. coding without the proposed method, run-length. coding, Golomb coding; frequency-directed run-length (FDR) coding and variable-length. input Huffman coding (VIHC).
引用
收藏
页码:389 / +
页数:3
相关论文
共 14 条
  • [1] Matrix-based test vector decompression using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    [J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 159 - 165
  • [2] Extending OPMISR. beyond 10x scan test efficiency
    Barnhart, C
    Brunkhorst, V
    Distler, F
    Farnsworth, O
    Ferko, A
    Keller, B
    Scott, D
    Koenemann, B
    Onodera, T
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05): : 65 - 73
  • [3] Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
  • [4] Chandra A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P113, DOI 10.1109/VTEST.2000.843834
  • [5] Variable-length input Huffman coding for system-on-a-chip test
    Gonciari, PT
    Al-Hashimi, BM
    Nicolici, N
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 783 - 796
  • [6] An efficient test vector compression scheme using selective huffman coding
    Jas, A
    Ghosh-Dastidar, J
    Ng, ME
    Touba, NA
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 797 - 806
  • [7] Test vector decompression via cyclical scan chains and its application to testing core-based designs
    Jas, A
    Touba, NA
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 458 - 464
  • [8] A SmartBIST variant with guaranteed encoding
    Koenemann, B
    Barnhart, C
    Keller, B
    Snethen, T
    Farnsworth, O
    Wheater, D
    [J]. 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 325 - 330
  • [9] KRSTIC A., 1998, DELAY FAULT TESTING
  • [10] POLIAN I, 2004, P IEEE EUR TEST S