SJ-LDMOS with high breakdown voltage and ultra-low on-resistance

被引：16
|
作者：
Chen, W. [1 ]
Zhang, B. [1 ]
Li, Z. [1 ]
机构：
[1] Univ Elect Sci & Technol China, Ctr IC Design, Chengdu 610054, Sichuan, Peoples R China
来源：
ELECTRONICS LETTERS | 2006年 / 42卷 / 22期
关键词：
D O I：
10.1049/el:20062751
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new design concept is proposed to eliminate the substrate-assisted depiction effect in a super-junction (SJ) LDMOS. The key feature of the concept is that a non-uniform N-buried layer is implemented which compensates for the charge interaction between the P-substrate and SJ region, realising high breakdown voltage (> 700 V) and ultra-low on-resistance. Furthermore, the proposed device is compatible with smart power technology.
引用
收藏
页码：1314 / 1316
页数：3
相关论文
共 50 条
  • [1] A 0.25 μm 700 V BCD Technology with Ultra-low Specific On-resistance SJ-LDMOS
    He, Nailong
    Zhang, Sen
    Zhu, Xuhan
    Li, Xuchao
    Wang, Hao
    Zhang, Wentong
    He, Boyong
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 419 - 422
  • [2] A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure
    Lijuan Wu
    Jiaqi Chen
    Hang Yang
    QiLin Ding
    Xing Chen
    Shaolian Su
    Transactions on Electrical and Electronic Materials, 2021, 22 : 211 - 216
  • [3] A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure
    Wu, Lijuan
    Chen, Jiaqi
    Yang, Hang
    Ding, QiLin
    Chen, Xing
    Su, Shaolian
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2021, 22 (03) : 211 - 216
  • [4] Study of ultra-low specific on-resistance and high breakdown voltage SOI LDMOS based on electron accumulation effect
    Lyu, Haitao
    Dai, Hongli
    Wang, Luoxin
    Hu, Hongchao
    Xue, Yuming
    Qian, Tu
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
  • [5] High Voltage SOI SJ-LDMOS on Composite Substrate
    Wang, Wenlian
    Zhang, Bo
    Li, Zhaoji
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 614 - 616
  • [6] High voltage SOI SJ-LDMOS with dynamic buffer
    Wang, W. L.
    Zhang, B.
    Chen, W. J.
    Li, Z. J.
    ELECTRONICS LETTERS, 2009, 45 (09) : 478 - 479
  • [7] Research on Ultra-Low On-Resistance Trench Gate LDMOS Device
    Lin X.-N.
    Wu T.-Z.
    Xu C.-Q.
    Li R.-W.
    Zhang Y.
    Xue L.-J.
    Chen S.-X.
    Lin F.
    Liu S.-Y.
    Sun W.-F.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (08): : 1995 - 2002
  • [8] ON-Resistance Degradation Induced by Hot-Carrier Injection in SOI SJ-LDMOS
    Xia, Chao
    Cheng, Xinhong
    Wang, Zhongjian
    Cao, Duo
    Jia, Tingting
    Yu, Yuehui
    Shen, Dashen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1279 - 1281
  • [9] Design and Simulation Optimization of an Ultra-Low Specific On-Resistance LDMOS Device
    Yu, Shaoxin
    Shao, Weiheng
    Chen, Rongsheng
    Zhang, Rilin
    Liu, Xiaoqing
    Wu, Yongjun
    Zhao, Bin
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 14 - 22
  • [10] Ultra-low Specific On-resistance SOI High Voltage Trench LDMOS with Dielectric Field Enhancement Based on ENBULF Concept
    Zhang, Wentong
    Qiao, Ming
    Wu, Lijuan
    Ye, Ke
    Wang, Zhuo
    Wang, Zhigang
    Luo, Xiaorong
    Zhang, Sen
    Su, Wei
    Zhang, Bo
    Li, Zhaoji
    2013 25TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2013, : 329 - 332
12345