共 4 条
[1]
2.4Gbit/s CML I/Os with integrated line termination resistors realized in 0.5μm BiCMOS technology
[J].
PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING,
1997,
:120-122
[2]
GRAY PR, 1993, ANAL DESIGN ANAL INT
[3]
Griffin J, 1999, 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, P706