Testing finite state machines based on a structural coverage metric

被引:3
作者
Goren, S [1 ]
Ferguson, FJ [1 ]
机构
[1] Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA
来源
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS | 2002年
关键词
D O I
10.1109/TEST.2002.1041830
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Verification is a critical phase in the development of any hardware and software system. Finite state machines have been widely used to model hardware and software systems. Therefore, testing finite state machines (FSMs) is an important issue. Coverage analysis of a test suite for a systems implementation determines the adequacy and the confidence level of the verification phase. In this paper we derive a fault coverage metric for a test suite for an FSM specification. We also extend this metric for fault coverage estimation of interconnected FSMs. Finally, we propose symbolic input based fault coverage for large FSMs. In this paper we also study incremental construction of a test suite associated with a coverage for a given FSM specification.
引用
收藏
页码:773 / 780
页数:8
相关论文
共 7 条
[1]  
Friedman A.D., 1971, Fault Detection in Digital Circuits
[2]  
Goren S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P406, DOI 10.1109/TEST.1999.805762
[3]  
HENNIE FC, 1964, INT S SWIT CIRC THEO, P95
[4]  
HOLZMANN GJ, 1990, DESIGN VALIDATION PR
[5]  
LEE D, 1994, IEEE T COMPUTERS, V43
[6]  
Moore E.F., 1956, AUTOMATA STUDIES, P129
[7]  
YAO M, 1995, P 7 IFIP WG 6 1 INT, P399