System-level modeling of a network switch SoC

被引：0

作者：

Paul, JM ^{[1
]}

Andrews, CP ^{[1
]}

Cassidy, AS ^{[1
]}

Thomas, DE ^{[1
]}

机构：

[1] Carnegie Mellon Univ, Elect & Comp Engn Dept, Pittsburgh, PA 15213 USA

来源：

ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS | 2002年

关键词：

computer-aided design; network switch; performance modeling; system modeling; memory visualization level design;

D O I：

10.1109/ISSS.2002.1227153

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present the modeling of the high-level design of a next generation network switch from the perspective of a Computer Aided Design (CAD) team within the larger context of a design team consisting of an experienced network switch designer and an experienced VLSI hardware designer. After facilitating the design process, the CAD team observed how designers approach high-level designs, beyond RTL. We motivate the need for CAD support that allows designers to effectively manipulate what we refer to as Memory Visualization Level (MVL) design.

引用

页码：62 / 67

页数：6

共 50 条

[31] High-Performance FPGA Network Switch Architecture [J].

Papaphilippou, Philippos ;

Meng, Jiuxi ;

Luk, Wayne .

2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, :76-85

[32] Modeling and simulation of supply network evolution based on complex adaptive system and fitness landscape [J].

Li, G. ;

Ji, P. ;

Sun, L. Y. ;

Lee, W. B. .

COMPUTERS & INDUSTRIAL ENGINEERING, 2009, 56 (03) :839-853

[33] RHiNET-2/SW: High-speed network switch implemented with parallel optical interconnection for parallel computing system [J].

Nishimura, S ;

Kudoh, T ;

Nishi, H ;

Yamamoto, J ;

Harasawa, K ;

Fukuda, S ;

Shikichi, Y ;

Akutsu, S .

ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2002, 85 (06) :1-10

[34] Modeling the network forensics behaviors [J].

Ren, Wei ;

Jin, Hai .

2005 WORKSHOP OF THE 1ST INTL CONFERENCE ON SECURITY AND PRIVACY FOR EMERGING AREAS IN COMMUNICATION NETWORKS - SECURECOMM, 2005, :3-10

[35] Gherkin Syntax Extension for Parameterization of Network Switch Configurations in Test Specification [J].

Li, Tianyao ;

Tsubota, Shigeru ;

Hirono, Koji .

2017 IEEE 28TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW 2017), 2017, :12-14

[36] Performance Modeling and Analysis of Network Firewalls [J].

Salah, Khaled ;

Elbadawi, Khalid ;

Boutaba, Raouf .

IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2012, 9 (01) :12-21

[37] Modeling Instant Messaging group network [J].

Wang, W. ;

Lu, D. S. ;

Fang, Y. .

DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2007, 14 :1223-1227

[38] Design and demonstration of a 4 x 4 SFQ network switch prototype system and 10-Gbps bit-error-rate measurement [J].

Kameda, Yoshio ;

Hashimoto, Yoshihito ;

Yorozu, Shinichi .

IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (03) :333-341

[39] High-speed testing of tandem-Banyan network switch component [J].

Terai, H ;

Kameda, Y ;

Yorozu, S ;

Kawakami, A ;

Yoshikawa, N ;

Wang, Z .

PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2003, 392 :1485-1489

[40] Prediction of the impact of network switch utilization on application performance via active measurement [J].

Casas, Marc ;

Bronevetsky, Greg .

PARALLEL COMPUTING, 2017, 67 :38-56

← 1 2 3 4 5 →