System-level modeling of a network switch SoC

被引：0

作者：

Paul, JM ^{[1
]}

Andrews, CP ^{[1
]}

Cassidy, AS ^{[1
]}

Thomas, DE ^{[1
]}

机构：

[1] Carnegie Mellon Univ, Elect & Comp Engn Dept, Pittsburgh, PA 15213 USA

来源：

ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS | 2002年

关键词：

computer-aided design; network switch; performance modeling; system modeling; memory visualization level design;

D O I：

10.1109/ISSS.2002.1227153

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present the modeling of the high-level design of a next generation network switch from the perspective of a Computer Aided Design (CAD) team within the larger context of a design team consisting of an experienced network switch designer and an experienced VLSI hardware designer. After facilitating the design process, the CAD team observed how designers approach high-level designs, beyond RTL. We motivate the need for CAD support that allows designers to effectively manipulate what we refer to as Memory Visualization Level (MVL) design.

引用

页码：62 / 67

页数：6

共 50 条

[1] PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC
Deng, Chenchen
Liu, Leibo
Liu, Yang
Yin, Shouyi
Wei, Shaojun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (05) : 540 - 544
[2] Network-on-chip modeling for system-level multiprocessor simulation
Madsen, J
Mahadevan, S
Virk, K
Gonzalez, M
RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
[3] System-level communication modeling for network-on-chip synthesis
Gerstlauer, Andreas
Shin, Dongwan
Domer, Rainer
Gajski, Daniel D.
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 45 - 48
[4] Analyzing the Performance of the Network Protocols Based on System-Level Modeling
Fang, Linbo
Huang, Zhangqin
Hou, Yibin
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (7B): : 50 - 55
[5] SysteMoprh: Dynamic/online/adaptive system-level optimization for SoC
Yoshimatsu, N
Yoshida, M
Soga, T
Shuto, M
Tanoue, Y
Fujii, Y
Eshima, K
Hayashida, T
Murakami, K
SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 442 - 447
[6] System-level modeling environment: MLDesigner
Agarwal, Ankur
Iskander, Cyril-Daniel
Shankar, Ravi
Haraza-Lup, Georgiana
2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, : 396 - +
[7] System-level simulation modeling with MLDesigner
Schorcht, G
Troxel, I
Farhangian, K
Unger, P
Zinn, D
Mick, CK
George, A
Salzwedel, H
PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, 2003, : 207 - 212
[8] Communication Modeling for System-Level Design
Kahng, Andrew B.
Samadi, Kambiz
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
[9] System-level feedbacks make the anaphase switch irreversible
He, Enuo
Kapuy, Orsolya
Oliveira, Raquel A.
Uhlmann, Frank
Tyson, John J.
Novak, Bela
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2011, 108 (24) : 10016 - 10021
[10] System level modeling of WiMAX SoC system
Qiao, Feng
Lin, Ping
Yu, John
Dong, Kewen
Wang, Zheng
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 946 - 949

← 1 2 3 4 5 →