Comparison of different surface orientation in narrow fin MuGFETs

被引:2
作者
Lee, Chi-Woo [1 ]
Afzalian, Aryan [1 ]
Ferain, Isabelle [1 ]
Yan, Ran [1 ]
Dehdashti, Nima [1 ]
Byun, Ki-Yeol [1 ]
Colinge, Cynthia [1 ]
Xiong, Weize [2 ]
Colinge, Jean-Pierre [1 ]
机构
[1] Tyndall Natl Inst, Cork, Ireland
[2] Texas Instruments Inc, Dallas, TX USA
基金
爱尔兰科学基金会;
关键词
Surface orientation; MuGFETs; Mobility; Breakdown voltage; ACCUMULATION-MODE; THRESHOLD VOLTAGE; PERFORMANCE; CMOS;
D O I
10.1016/j.mee.2009.04.025
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Device performance characteristics are investigated for different surface orientation and doping concentration on accumulation-mode p-type and inversion-mode n-type MuGFETs. Short-channel effects and drain breakdown voltage are better is carrier transport is in the (1 0 0) direction than in the (1 1 0) direction. This is due to the larger Si/SiO2 interface roughness, the higher density of interface state at (1 1 0) surfaces, and to the difference of effective mass. The mobility in PMOS devices, however, is much higher in the (1 1 0) direction than that in the (1 0 0) direction. For better performance of device, our results show that optimized fin orientation can improve device stability and performance. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:2381 / 2384
页数:4
相关论文
共 12 条
[1]   Consequences of space dependence of effective mass in quantum wires [J].
Borovitskaya, E ;
Shur, MS .
SOLID-STATE ELECTRONICS, 2000, 44 (07) :1293-1296
[2]   CMOS circuit performance enhancement by surface orientation optimization [J].
Chang, LL ;
Ieong, M ;
Yang, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) :1621-1627
[3]   MOBILITY ANISOTROPY AND PIEZORESISTANCE IN SILICON P-TYPE INVERSION LAYERS [J].
COLMAN, D ;
BATE, RT ;
MIZE, JP .
JOURNAL OF APPLIED PHYSICS, 1968, 39 (04) :1923-&
[4]   PERFORMANCE AND POTENTIAL OF ULTRATHIN ACCUMULATION-MODE SIMOX MOSFETS [J].
FAYNOT, O ;
CRISTOLOVEANU, S ;
AUBERTONHERVE, AJ ;
RAYNAUD, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :713-719
[5]   ANALYSIS OF DRAIN BREAKDOWN VOLTAGE IN SOI N-CHANNEL MOSFETS [J].
HAOND, M ;
COLINGE, JP .
ELECTRONICS LETTERS, 1989, 25 (24) :1640-1641
[6]   Comparison of contact resistance between accumulation-mode and inversion-mode multigate FETs [J].
Lee, Chi-Woo ;
Lederer, Dimitri ;
Afzalian, Aryan ;
Yan, Ran ;
Dehdashti, Nima ;
Xiong, Weize ;
Colinge, Jean-Pierre .
SOLID-STATE ELECTRONICS, 2008, 52 (11) :1815-1820
[7]   Negative bias temperature instability in triple gate transistors [J].
Maeda, S ;
Choi, JA ;
Yang, JH ;
Jin, YS ;
Bae, SK ;
Kim, YW ;
Suh, KP .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :8-12
[8]   1.5-nm gate oxide CMOS on (110) surface-oriented Si substrate [J].
Momose, HS ;
Ohguro, T ;
Kojima, K ;
Nakamura, S ;
Toyoshima, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) :1001-1008
[9]   EFFECTS OF CRYSTALLOGRAPHIC ORIENTATION ON MOBILITY SURFACE STATE DENSITY AND NOISE IN P-TYPE INVERSION LAYERS ON OXIDIZED SILICON SURFACES [J].
SATO, T ;
TAKEISHI, Y ;
HARA, H .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1969, 8 (05) :588-+
[10]  
Wang L. K., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P679, DOI 10.1109/IEDM.1991.235331