Design and Implementation of 31-Level Asymmetrical Inverter With Reduced Components

被引:31
|
作者
Prasad, Devalraju [1 ]
Dhanamjayulu, C. [1 ,2 ]
Padmanaban, Sanjeevikumar [2 ]
Holm-Nielsen, Jens Bo [2 ]
Blaabjerg, Frede [3 ]
Khasim, Shaik Reddi [1 ]
机构
[1] Vellore Inst Technol VIT Univ, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
[2] Aalborg Univ, Ctr Bioenergy & Green Engn, Dept Energy Technol, DK-6700 Esbjerg, Denmark
[3] Aalborg Univ, Ctr Reliable Power Elect CORPE, Dept Energy Technol, DK-6700 Aalborg, Denmark
关键词
Topology; Switches; Through-silicon vias; Multilevel inverters; Cost function; Control systems; Power system reliability; Multilevel inverter; TSV calculation; cost function (CF); total harmonic distortion (THD); CASCADED MULTILEVEL INVERTER; HYBRID; SINGLE; TOPOLOGY; CONVERTERS; NUMBER; CELLS;
D O I
10.1109/ACCESS.2021.3055368
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel topology for the single-phase 31-level asymmetrical multilevel inverter accomplished with reduced components count. The proposed topology generates maximum 31-level output voltage with asymmetric DC sources with an H-bridge. The fundamental 13-level multilevel inverter (MLI) topology is realized, and further, the topology is developed for 31-level can be used for renewable energy applications. This reduces the overall components count, cost and size of the system. Rather than the many advantages of MLIs, reliability issues play a significant role due to higher components count to reduce THD. This is a vital challenge for the researchers to increase the reliability with less THD. Several parameters are analyzed for both fundamental 13-level and developed 31-level MLIs such as total standing voltage (TSV), cost function (CF) and power loss. The inverter is tested experimentally with various combinational loads and under dynamic load variations with sudden load disturbances. Total standing voltage with the cost function for the proposed MLI is compared with various topologies published recently and is cost-effective. A detailed comparison of several parameters with graphical representation is made. Less TSV and components requirement is observed for the proposed MLI. The obtained total harmonic distortion (THD) is under IEEE standards. The topology is simulated in MATLAB/Simulink and verified experimentally with a hardware prototype under various conditions.
引用
收藏
页码:22788 / 22803
页数:16
相关论文
共 50 条
  • [21] Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Acid
    Memon, Mudasir Ahmad
    Seyedmahmoudian, Mehdi
    Horan, Ben
    Stojcevski, Alex
    Ogura, Koki
    Rawa, Muhyaddin
    Bassi, Hussain
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [22] A New Configurable Topology for Multilevel Inverter With Reduced Switching Components
    Siddique, Marif Daula
    Iqbal, Atif
    Memon, Mudasir Ahmed
    Mekhilef, Saad
    IEEE ACCESS, 2020, 8 : 188726 - 188741
  • [23] Operation, analysis, and implementation of a reduced device count asymmetrical multilevel inverter
    Sarwer, Zeeshan
    Sharma, Ankush Kumar
    Zaid, Mohammad
    Sarwar, Adil
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (03) : 849 - 863
  • [24] An Asymmetrical 19-Level Inverter with a Reduced Number of Switches and Capacitors
    Sagvand, Farzad
    Siahbalaee, Jafar
    Koochaki, Amangaldi
    ELECTRONICS, 2023, 12 (02)
  • [25] A New 7-Level Asymmetrical Multilevel Inverter with Reduced Number of Sources and Switching Components
    Kamaldeep
    Kumar, Jagdish
    2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
  • [26] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [27] Implementation of 21 Level Multilevel Inverter with Reduced Switches
    Jayakumar, V.
    Kumar, S. Aravind
    Anushiya, C.
    Gowtham, J. K.
    Kumar, S. Dharun
    2023 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS, ICEES, 2023, : 101 - 106
  • [28] Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components
    Behara, Siva
    Sandeep, N.
    Yaragatti, Udaykumar R.
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2018, 54 (05) : 4632 - 4639
  • [29] A Single-Phase Reduced Component Count Asymmetrical Multilevel Inverter Topology
    Yeganeh, Mohammad Sadegh Orfi
    Davari, Pooya
    Chub, Andrii
    Mijatovic, Nenad
    Dragicevic, Tomislav
    Blaabjerg, Frede
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (06) : 6780 - 6790
  • [30] A comparison study of 31-level inverter using SPWM and SHEPWM control techniques
    Hamad, Ahmed Yaseen
    Antar, Rakan Khalil
    Yaylaci, Ersagun Kursat
    12TH INTERNATIONAL CONFERENCE ON SMART GRID, ICSMARTGRID 2024, 2024, : 719 - 726