Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects

被引:76
作者
Ganguly, Amlan [1 ]
Pande, Partha Pratim [1 ]
Belzer, Benjamin [1 ]
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA
基金
美国国家科学基金会;
关键词
Crosstalk avoidance; error correction coding (ECC); multiple error correction; network on chip (NOC); reliability; CHIP; NETWORKS; ECC;
D O I
10.1109/TVLSI.2008.2005722
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip (NOC) is emerging as a revolutionary methodology to integrate numerous intellectual property blocks in a single die. It is the packet switching-based communications backbone that interconnects the components on multicore system-on-chip (SoC). A major challenge that NOC design is expected to face is related to the intrinsic unreliability of the interconnect infrastructure under technology limitations. By incorporating error control coding schemes along the interconnects, NOC architectures are able to provide correct functionality in the presence of different sources of transient noise and yet have lower overall energy dissipation. In this paper, designs of novel joint crosstalk avoidance and triple-error-correction/quadruple-error-detection codes are proposed, and their performance is evaluated in different NOC fabrics. It is demonstrated that the proposed codes outperform other existing coding schemes in making NOC fabrics reliable and energy efficient, with lower latency.
引用
收藏
页码:1626 / 1639
页数:14
相关论文
共 31 条
[1]  
[Anonymous], 1983, Error control coding
[2]  
Avresky DR, 1999, IPPS PROC, P143
[3]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[4]   Xpipes: A network-on-chip architecture for gigascale systems-on-chip [J].
Bertozzi, Davide ;
Benini, Luca .
IEEE Circuits and Systems Magazine, 2004, 4 (02) :18-31
[5]   Error control schemes for on-chip communication links: The energy-reliability tradeoff [J].
Bertozzi, D ;
Benini, L ;
De Micheli, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) :818-831
[6]  
*CIRC MULT, 2008, CMP 90 NM TECHN LIB
[7]  
Dupont E, 2002, IEEE DES TEST COMPUT, V19, P56, DOI 10.1109/MDT.2002.1003798
[8]   Addressing signal integrity in Networks on Chip interconnects through crosstalk-aware double error correction coding [J].
Ganguly, Aralan ;
Pande, Partha Pratim ;
Belzer, Benjamin ;
Grecu, Cristian .
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, :317-+
[9]   Timing analysis of network on chip architectures for MP-SoC platforms [J].
Grecu, C ;
Pande, PP ;
Ivanov, A ;
Saleh, R .
MICROELECTRONICS JOURNAL, 2005, 36 (09) :833-845
[10]   The future of wires [J].
Ho, R ;
Mai, KW ;
Horowitz, MA .
PROCEEDINGS OF THE IEEE, 2001, 89 (04) :490-504