A 5-bit 1-GS/s flash-ADC in 0.13-μm CMOS using active interpolation

被引：0

作者：

Viitala, Olli ^{[1
]}

Lindfors, Saska ^{[1
]}

Halonen, Kari ^{[1
]}

机构：

[1] Aalto Univ, Elect Circuit Design Lab, POB 3000, FIN-02015 Helsinki, Finland

来源：

ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work presents a 5-bit 1-GS/s flash-ADC in 0.13-mu m CMOS technology. An active interpolation topology is used in the comparator inputs to reduce power consumption and input capacitance of the converter. Operating at 1.056-GS/s the ADC consumes 46 mW of power from a 1.2 V supply and provides an ENOB of 4.73 bits and an SFDR of 43.2 dBc at a signal frequency of 102 MHz. The ADC has an ERBW of 470 MHz and a FoM of 1.8 pJ/convstep. Area consumption for the converter is 0.2 mm(2).

引用

页码：412 / +

页数：2

共 50 条

[11] A 1-GS/s CMOS 6-bit flash ADC with an offset calibrating method [J].

Chang, Chih-Hsiang ;

Hsiao, Chih-Yi ;

Yang, Ching-Yuan .

2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, :232-235

[12] A 1-V 5-bit 0.5 GS/s time-based flash ADC in 0.18 µm CMOS technology [J].

Seyed Hamid Fani ;

Ehsan Rahiminejad .

Analog Integrated Circuits and Signal Processing, 2022, 112 :467-473

[13] A 1-V 5-bit 0.5 GS/s time-based flash ADC in 0.18 μm CMOS technology [J].

Fani, Seyed Hamid ;

Rahiminejad, Ehsan .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (03) :467-473

[14] A 6-bit 1.6-GS/s low-power wideband flash ADC converter in 0.13-μm CMOS technology [J].

Ismail, Ayman ;

Elmasry, Mohamed .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (09) :1982-1990

[15] A 5-bit 5 Gs/s flash ADC using multiplexer-based decoder [J].

Aytar, Oktay ;

Tangel, Ali ;

Sahin, Kudret .

TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2013, 21 :1972-1982

[16] A Low Power Encoder for a 5-GS/s 5-bit Flash ADC [J].

Lakshmi, Taninki Sai ;

Srinivasulu, Vireni .

2014 SIXTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING, 2014, :41-46

[17] A 7-bit 1-GS/s Flash ADC with Background Calibration [J].

Tsukamoto, Sanroku ;

Miyahara, Masaya ;

Matsuzawa, Akira .

IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04) :298-307

[18] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC [J].

Yang, Yang ;

Zhao, Xianli ;

Zhong, Shun'an ;

Li, Guofeng .

JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)

[19] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC [J].

杨阳 ;

赵显利 ;

仲顺安 ;

李国峰 .

半导体学报, 2012, 33 (02) :122-126

[20] Design of a CMOS Track-and-Hold Amplifier for a 6-bit 1-GS/s Interpolating Flash ADC [J].

Geoghegan, Kevin B. ;

Heedley, Perry L. ;

Matthews, Thomas W. ;

Michael, Sherif .

2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,

← 1 2 3 4 5 →