A 5-bit 1-GS/s flash-ADC in 0.13-μm CMOS using active interpolation

被引:0
|
作者
Viitala, Olli [1 ]
Lindfors, Saska [1 ]
Halonen, Kari [1 ]
机构
[1] Aalto Univ, Elect Circuit Design Lab, POB 3000, FIN-02015 Helsinki, Finland
来源
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents a 5-bit 1-GS/s flash-ADC in 0.13-mu m CMOS technology. An active interpolation topology is used in the comparator inputs to reduce power consumption and input capacitance of the converter. Operating at 1.056-GS/s the ADC consumes 46 mW of power from a 1.2 V supply and provides an ENOB of 4.73 bits and an SFDR of 43.2 dBc at a signal frequency of 102 MHz. The ADC has an ERBW of 470 MHz and a FoM of 1.8 pJ/convstep. Area consumption for the converter is 0.2 mm(2).
引用
收藏
页码:412 / +
页数:2
相关论文
共 50 条
  • [1] A 5-bit 4.2-GS/s Flash ADC in 0.13-μm CMOS Process
    Lin, Ying-Zu
    Chang, Soon-Jyh
    Liu, Yen-Ting
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (02): : 258 - 268
  • [2] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Li Lin
    Junyan Ren
    Kai Zhu
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 71 - 76
  • [3] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Lin, Li
    Ren, Junyan
    Zhu, Kai
    Ye, Fan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 71 - 76
  • [4] A 5-bit interpolating flash ADC in 0.13-μm SiGeBiCMOS
    Chen, Po-Hsin
    Peckerar, Martin
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 161 - +
  • [5] A5-bit 4.2-GS/s flash ADC in 0.13-μm CMOS
    Lin, Ying-Zu
    Liu, Yen-Ting
    Chang, Soon-Jyh
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 213 - 216
  • [6] A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-μm digital CMOS
    Sandner, C
    Clara, M
    Santner, A
    Hartig, T
    Kuttner, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (07) : 1499 - 1505
  • [7] A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-μm CMOS
    Chen, Hung-Wei
    Chen, I-Ching
    Tseng, Huan-Chieh
    Chen, Hsin-Shu
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3051 - 3059
  • [8] A 5-bit 1-GS/s binary-search ADC in 90-nm CMOS
    Chung, Yung-Hui
    Tsai, Cheng-Hsun
    Yeh, Hsuan-Chih
    MICROELECTRONICS JOURNAL, 2017, 63 : 131 - 137
  • [9] A 1-GS/s 6-bit Flash ADC in 90 nm CMOS
    Shaker, Mohamed O.
    Gosh, Soumik
    Bayoumi, Magdy A.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 144 - 147
  • [10] A 1-GS/s CMOS 6-bit flash ADC with an offset calibrating method
    Chang, Chih-Hsiang
    Hsiao, Chih-Yi
    Yang, Ching-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 232 - 235