A 4.1-mW 10-MHz fourth-order source-follower-based continuous-time filter with 79-dB DR

被引:117
作者
D'Amico, Stefano [1 ]
Conta, Matteo
Baschirotto, Andrea
机构
[1] Univ Lecce, Dept Innovat Engn, I-73100 Lecce, Italy
[2] Glonav Inc, Newport Beach, CA 92660 USA
关键词
analog integrated circuits; continuous-time filter; WLAN receiver;
D O I
10.1109/JSSC.2006.884191
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a "composite" source-follower is presented. Using a positive-feedback, the structure synthesizes complex poles with a single branch: This allows to realize a single-branch biquadratic cell. Moreover, due to the intrinsic feedback present in any source-follower, the proposed cell performs larger linearity for smaller V-ov(= V-GS - V-TH). This is the opposite of other active filters and allows saving the power otherwise used to increase linearity. A fourth-order prototype satisfy typical WLAN 802.11.a/b/g baseband filter specifications has been realized in a 0.18 mu m CMOS at 1.8-V supply. It achieves a 17.5-dBm IIP3 and a -40 dB HD3 for a 600-mV(pp-diff) input signal amplitude. A 24-pV(rms) noise gives a DR = 79 dB with 2.25-mA current consumption.
引用
收藏
页码:2713 / 2719
页数:7
相关论文
共 9 条
[1]   A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers [J].
Alzaher, HA ;
Elwan, HO ;
Ismail, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) :27-37
[2]  
Baschirotto A, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II, P577, DOI 10.1109/ISCAS.2000.856394
[3]  
Bouras I, 2003, ISSCC DIG TECH PAP I, V46, P352
[4]   A 1.2V-21dBm OIP3 4th-order active-gm-RC reconfigurable (UMTS/WLAN) filter with on-chip tuning designed with an automatic tool [J].
D'Amico, S ;
Giannini, V ;
Baschirotto, A .
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, :315-318
[5]  
D'Amico S., 2006, IEEE ISSCC FEB, P1378
[6]  
DAMICO S, 2005, Patent No. 60719
[7]   SIMPLE ELECTRONICALLY TUNABLE 2ND-ORDER ACTIVE-FILTER [J].
GRIMBLEBY, JB .
ELECTRONICS LETTERS, 1977, 13 (09) :258-260
[8]   70-mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalization [J].
Rezzi, F ;
Bietti, I ;
Cazzaniga, M ;
Castello, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1987-1999
[9]   Anti-blocker design techniques for MOSFET-C filters for direct conversion receivers [J].
Yoshizawa, A ;
Tsividis, YP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :357-364