共 24 条
[1]
Adding instruction cache effect to schedulability analysis of preemptive real-time systems
[J].
1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS,
1996,
:204-212
[2]
Cousot P., 1977, 4 ACM S POPL, P238, DOI [DOI 10.1145/512950.512973, 10.1145/512950.512973]
[4]
GUSTAFSSON J, 2007, WCET CHALLENGE 2006
[5]
Ju L, 2007, DES AUT TEST EUROPE, P1623
[6]
Efficient worst case timing analysis of data caching
[J].
1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS,
1996,
:230-240
[8]
Lee CG, 1996, REAL TIM SYST SYMP P, P264, DOI 10.1109/REAL.1996.563723
[10]
Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824