A new Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay

被引:25
作者
Altmeyer, Sebastian [1 ]
Burguiere, Claire [1 ]
机构
[1] Univ Saarland, Compiler Design Lab, D-66041 Saarbrucken, Germany
来源
PROCEEDINGS OF THE 21ST EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS | 2009年
关键词
TIMING ANALYSIS;
D O I
10.1109/ECRTS.2009.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In preemptive real-time systems, scheduling analyses are based on the worst-case response time of tasks. This response time includes worst-case execution time (WCET) and context switch costs. In case of preemption, cache memories may stiffer interferences between memory accesses of the preempted and of the preempting task. These interferences lead to some additional reloads that are referred to as cache-related preemption delay (CRPD). This CRPD constitutes a large part of the context switch costs. In this article, we focus on the computation of upper bounds on the CRPD using the concept of useful cache blocks (UCB). These are memory blocks that may be in cache before a program point and may be reused after it. When a preemption occurs at that point the number of additional cache-misses is bounded by the number of useful cache blocks. We tighten the CRPD bound by using a modified notion of UCB: Only cache blocks that are definitely cached are considered useful by our approach. As we show in this paper, the computed CRPD based on our notion, when used in combination with the bound on the WCET, delivers a safe bound on the execution time in case of preemption. Furthermore the modified definition simplifies the UCB computation for set-associative LRU and data caches. Experimental results show that our approach provides up to 90% tighter CRPD bounds.
引用
收藏
页码:109 / 118
页数:10
相关论文
共 24 条
[1]   Adding instruction cache effect to schedulability analysis of preemptive real-time systems [J].
BusquetsMataix, JV ;
Serrano, JJ ;
Ors, R ;
Gil, P ;
Wellings, A .
1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1996, :204-212
[2]  
Cousot P., 1977, 4 ACM S POPL, P238, DOI [DOI 10.1145/512950.512973, 10.1145/512950.512973]
[3]   Cache behavior prediction by abstract interpretation [J].
Ferdinand, C ;
Martin, F ;
Wilhelm, R ;
Alt, M .
SCIENCE OF COMPUTER PROGRAMMING, 1999, 35 (2-3) :163-189
[4]  
GUSTAFSSON J, 2007, WCET CHALLENGE 2006
[5]  
Ju L, 2007, DES AUT TEST EUROPE, P1623
[6]   Efficient worst case timing analysis of data caching [J].
Kim, SK ;
Min, SL ;
Ha, R .
1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1996, :230-240
[7]   Analysis of cache-related preemption delay in fixed-priority preemptive scheduling [J].
Lee, CG ;
Hahn, J ;
Seo, YM ;
Min, SL ;
Ha, R ;
Hong, S ;
Park, CY ;
Lee, M ;
Kim, CS .
IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (06) :700-713
[8]  
Lee CG, 1996, REAL TIM SYST SYMP P, P264, DOI 10.1109/REAL.1996.563723
[9]   AN ACCURATE WORST-CASE TIMING ANALYSIS FOR RISC PROCESSORS [J].
LIM, SS ;
BAE, YH ;
JANG, GT ;
RHEE, BD ;
MIN, SL ;
PARK, CY ;
SHIN, H ;
PARK, K ;
MOON, SM ;
KIM, CS .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1995, 21 (07) :593-604
[10]  
Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824