The Multi-Dataflow Composer tool: An open-source tool suite for optimized coarse-grain reconfigurable hardware accelerators and platform design

被引:4
作者
Sau, Carlo [1 ]
Fanni, Tiziana [2 ]
Rubattu, Claudio [2 ]
Raffo, Luigi [1 ]
Palumbo, Francesca [2 ]
机构
[1] Univ Cagliari, Cagliari, Italy
[2] Univ Sassari, Sassari, Italy
基金
欧盟地平线“2020”;
关键词
Datapath merging; Dataflow-based design; HLS; Coarse-grain reconfiguration; Virtual-reconfiguration; Power management; CPS; HIGH-LEVEL SYNTHESIS; ARCHITECTURES;
D O I
10.1016/j.micpro.2020.103326
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern embedded and cyber-physical systems require every day more performance, power efficiency and flexibility, to execute several profiles and functionalities targeting the ever growing adaptivity needs and preserving execution efficiency. Such requirements pushed designers towards the adoption of heterogeneous and reconfigurable substrates, which development and management is not that straightforward. Despite acceleration and flexibility are desirable in many domains, the barrier of hardware deployment and operation is still there since specific advanced expertise and skills are needed. Related challenges are effectively tackled by leveraging on automation strategies that in some cases, as in the proposed work, exploit model-based approaches. This paper is focused on the Multi-Dataflow Composer (MDC) tool, that intends to solve issues related to design, optimization and operation of coarse-grain reconfigurable hardware accelerators and their easy adoption in modern heterogeneous substrates. MDC latest features and improvements are introduced in detail and have been assessed on the so far unexplored robotics application field. A multi-profile trajectory generator for a robotic arm is implemented over a Xilinx FPGA board to show in which cases coarse-grain reconfiguration can be applied and which can be the parameters and trade-offs MDC will allow users to play with.
引用
收藏
页数:19
相关论文
共 63 条
  • [1] The FitOptiVis ECSEL Project: Highly Efficient Distributed Embedded Image/Video Processing in Cyber-Physical Systems
    Al-Ars, Zaid
    Basten, Twan
    de Beer, Ad
    Geilen, Marc
    Goswami, Dip
    Jaaskelainen, Pekka
    Kadlec, Jiri
    de Alejandro, Marcos Martinez
    Palumbo, Francesca
    Peeren, Geran
    Pomante, Luigi
    van der Linden, Frank
    Saarinen, Juka
    Santti, Tero
    Sau, Carlo
    Zedda, Maria Katiuscia
    [J]. CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, : 333 - 338
  • [2] [Anonymous], 2016, 18012015 IEEE
  • [3] [Anonymous], 2014, US ENC RTL COMP PROD
  • [4] [Anonymous], UNPUB
  • [5] [Anonymous], 2010, Proceedings of the Wireless Innovation Conference and Product Exposition
  • [6] [Anonymous], 2014, SI2 COMM POW FORM SP
  • [7] Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays
    Ansaloni, Giovanni
    Tanimura, Kazuyuki
    Pozzi, Laura
    Dutt, Nikil
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (12) : 1803 - 1816
  • [8] Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs
    Bezati, Endri
    Casale-Brunet, Simone
    Mattavelli, Marco
    Janneck, Jorn W.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (04) : 699 - 703
  • [9] Bezati E, 2013, INT SYMP IMAGE SIG, P750
  • [10] Bezati E, 2013, PROCEEDINGS OF THE 2013 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN)