Comparison of Single-ISA Heterogeneous versus Wide Dynamic Range Processors for Mobile Applications

被引:0
作者
Ghasemi, Hamid Reza [1 ]
Karpuzcu, Ulya R. [2 ]
Kim, Nam Sung [3 ]
机构
[1] Univ Wisconsin Madison, CS Dept, 1210 W Dayton St, Madison, WI USA
[2] Univ Minnesota, ECE Dept, 200 Union St SE Minneapolis, Minneapolis, MN 55455 USA
[3] ECE Dept, 306 N Wright St Urbana, Urbana, IL USA
来源
2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2015年
关键词
OPERATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Mobile computing devices demand processors to offer a wide range of performance/power trade-offs so that they can provide much needed high performance or low power consumption depending on a given operating requirement. While dynamic voltage/frequency scaling (DVFS) has been the most powerful technique to provide such trade-offs, few processor vendors have the capability to provide a sufficient DVFS range requiring joint optimization of devices and circuits. Facing such a challenge, two promising approaches are proposed: scaling the amount of processor resources such as on-chip memory and execution units, i.e., dynamic resource scaling (DRS) and switching between big out-of-order (OoO) and little in-order cores in a single-ISA heterogeneous processor such as ARM's big. LITTLE. In this paper, we compare a single-ISA heterogeneous processor with a wide dynamic range (WDR) processor augmented with DRS in terms of (1) device-, circuit-, architecture-level implications, (2) design challenges, (3) area, (4) performance, and (5) energy efficiency. We evaluate a big. LITTLE processor (as a representative of single-ISA heterogeneous processor) based on Cortex-A15/A7 and a WDR processor based on Cortex-A15 running various mobile and SPEC2006 benchmarks. Our experiments demonstrate that the WDR processor combined with DRS can deliver energy efficiency close to the single-ISA heterogeneous processor, depending on the power overhead of circuit implementation to provide the wide DVFS range.
引用
收藏
页码:304 / 310
页数:7
相关论文
共 19 条
[1]  
[Anonymous], IEEE INT SOL STAT CI
[2]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[3]   An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches [J].
Chang, Leland ;
Montoye, Robert K. ;
Nakamura, Yutaka ;
Batson, Kevin A. ;
Eickemeyer, Richard J. ;
Dennard, Robert H. ;
Haensch, Wilfried ;
Jamsek, Damir .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :956-963
[4]  
Chen G., 2007, IEEE ACM INT C COMP
[5]  
Croon J., 2004, IEEE EUR SOL STAT DE
[6]  
Dreslinski R., 2007, IEEE INT C PAR ARCH
[7]  
Flautner K., 2011, HETEROGENEITY RESCUE
[8]  
Ghasemi H., 2011, IEEE INT C HIGH PERF
[9]  
Ghasemi H., 2014, IEEE INT C PAR ARCH
[10]  
Greenhalgh P., 2011, ARM