共 18 条
[1]
Acker B., 1995, P PESC 95 26 ANN IEE, V1
[2]
New Pspice model for power MOSFET devices
[J].
24TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: CONCURRENT ENGINEERING IN ELECTRONIC PACKAGING, CONFERENCE PROCEEDINGS,
2001,
:158-162
[3]
Drofenik U., 2010, 2010 International Power Electronics Conference (IPEC - Sapporo), P643, DOI 10.1109/IPEC.2010.5542316
[5]
Load dependent dead-times controller based on minimized duty cycle technique for DC-DC buck converters
[J].
2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6,
2007,
:2037-2041
[7]
Kimball J, 1997, IEEE POWER ELECTRON, P597, DOI 10.1109/PESC.1997.616782
[9]
Lau W. L. W., 1997, P PESC 97 28 ANN IEE, V1
[10]
A Synchronous Buck Converter Using a New Predictive Analog Dead-Time Control Circuit to Improve Efficiency
[J].
CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE,
2013, 36 (04)
:181-187