The density advantage of configurable computing

被引:139
作者
DeHon, A [1 ]
机构
[1] CALTECH, Dept Comp Sci, Pasadena, CA 91125 USA
关键词
Flip flop circuits - Interconnection networks - Logic gates - Table lookup;
D O I
10.1109/2.839320
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
More and more, field-programmable gate arrays (FPGAs) are accelerating computing applications. The absolute performance achieved by these configurable machines has been impressive-often one to two orders of magnitude greater than processor-based alternatives. Configurable computing is one of the fastest, most economical ways to solve problems such as RSA (Rivest-Shamir-Adelman) decryption, DNA sequence matching, signal processing, emulation, and cryptographic attacks. But questions remain as to why FPGAs have been so much more successful than their microprocessor and DSP counterparts. Do FPGA architectures have inherent advantages? Or are these examples just flukes of technology and market pricing? Will advantages increase, decrease, or remain the same as technology advances? Is there some generalization that accounts for the advantages in these cases? The author attempts to answer these questions and to see how configurable computing fits into the arsenal of structures used to build general, programmable computing platforms.
引用
收藏
页码:41 / +
页数:10
相关论文
共 21 条
[11]  
KNAPP S, 1998, USING PROGRAMMABLE L
[12]  
LASKOWSKI J, 1992, P CUST INT CIRC C
[13]  
Magenheimer D. L., 1987, Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS II) (Cat. No.87CH2440-6), P90
[14]  
Nadehara K., 1995, VLSI Signal Processing, VIII (Cat. No.95TH8067), P51, DOI 10.1109/VLSISP.1995.527476
[15]  
NEWGARD B, 1996, SIGNAL PROCESSING XI
[16]  
REUVER D, 1992, IEEE J SOLID STA JUL, P1121
[17]   ARCHITECTURE OF FIELD-PROGRAMMABLE GATE ARRAYS - THE EFFECT OF LOGIC BLOCK FUNCTIONALITY ON AREA EFFICIENCY [J].
ROSE, J ;
FRANCIS, RJ ;
LEWIS, D ;
CHOW, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1217-1225
[18]  
RUETZ P, 1989, IEEE J SOLID STA APR, P338
[19]  
TRIMBERGER S, 1992, FIELD PROGRAMMABLE G
[20]  
Tsu W., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P125, DOI 10.1145/296399.296442