Innovative 28 Gb/s quarter rate receiver with data-rate-tolerant adaptive continuous-time linear equalizer

被引:1
作者
Han, Weijia [1 ]
Wang, Yongsheng [1 ]
Wang, Jinxiang [1 ]
机构
[1] Harbin Inst Technol, Dept Microelect Sci & Technol, Harbin 150001, Peoples R China
来源
MICROELECTRONICS JOURNAL | 2021年 / 108卷
关键词
Adaption equalizer; Data-rate-tolerant; Spectrum balancing method; Data sampler; Quarter rate;
D O I
10.1016/j.mejo.2020.104946
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 28 Gb/s receiver with a data-rate-tolerant adaptive continuous-time linear equalizer (CTLE). The adaptive CTLE works based on the spectrum balancing method. An equalizer boost control loop is used to adjust the equalizer boost while a corner frequency control loop guarantees data-rate adaption. The speed of similar devices is limited by the necessary slicer. In this study, rather than the output signal of a slicer, the recovered data is used as the input for the corner frequency control loop. A data sampler may have oversize bandwidth during the sample period and a high gain during the regeneration period, thus the proposed structure can secure a clean waveform at high speeds. The quarter rate structure further relaxes the slicer-related speed limit. The receiver consumes 232.2 mW with a 1.2 V supply when realized in 55-nm CMOS technology while the equalizer consumes 70 mW.
引用
收藏
页数:9
相关论文
共 15 条
[1]   An adaptive cable equalizer for serial digital video rates to 400Mb/s [J].
Baker, AJ .
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 :174-175
[2]   5-20 Gbit/s adaptive CTLE with spectrum balancing method [J].
Cai, Chen ;
Zhou, Yumei ;
Zhao, Jianzhong .
ELECTRONICS LETTERS, 2018, 54 (05) :274-276
[3]   A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method [J].
Choi, JS ;
Hwang, MS ;
Jeong, DK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :419-425
[4]  
Gimeno C, 2015, PROC EUR SOLID-STATE, P44, DOI 10.1109/ESSCIRC.2015.7313824
[5]  
Gimeno C, 2013, IEEE INT SYMP CIRC S, P1187, DOI 10.1109/ISCAS.2013.6572064
[6]   Equalization and clock and data recovery techniques for 10-gb/s CMOS serial-link receivers [J].
Gondi, Srikanth ;
Razavi, Behzad .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) :1999-2011
[7]  
Han W., 2018, 25 ANN NETWORK DISTR, P1
[8]   A Data-Pattern-Tolerant Adaptive Equalizer Using the Spectrum Balancing Method [J].
Joo, Hye-Yoon ;
Kim, Lee-Sup .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (03) :228-232
[9]   A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology [J].
Lee, Jri .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (09) :2058-2066
[10]  
Liu CC, 2017, INT SOC DESIGN CONF, P248, DOI 10.1109/ISOCC.2017.8368877