Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems

被引:9
作者
Pop, P [1 ]
Eles, P [1 ]
Peng, Z [1 ]
Pop, T [1 ]
机构
[1] Linkoping Univ, Dept Comp & Informat Sci, SE-58183 Linkoping, Sweden
关键词
distributed embedded systems; incremental design; process mapping; process scheduling; real-time systems;
D O I
10.1109/tvlsi.2004.831467
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present an approach to mapping and scheduling of distributed embedded systems for hard real-time applications, aiming at a minimization of the system modification cost. We consider an incremental design process that starts from an already existing system running a set of applications. We are interested in implementing new functionality such that the timing requirements are fulfilled and the following two requirements are also satisfied: 1) the already running applications are disturbed as little as possible and 2) there is a good chance that later, new functionality can easily be added to the resulted system. Thus, we propose a heuristic that finds the set of already running applications which have to be remapped and rescheduled at the same time with mapping and scheduling the new application, such that the disturbance on the running system (expressed as the total cost implied by the modifications) is minimized. Once this set of applications has been determined, we outline a mapping and scheduling algorithm aimed at fulfilling the requirements stated above. The approaches have been evaluated based on extensive experiments using a large number of generated benchmarks as well as a real-life example.
引用
收藏
页码:793 / 811
页数:19
相关论文
共 44 条
[11]   Scheduling with bus access optimization for distributed embedded systems [J].
Eles, P ;
Doboli, A ;
Pop, P ;
Peng, Z .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) :472-491
[12]   System level hardware/software partitioning based on simulated annealing and tabu search [J].
Eles, P ;
Peng, Z ;
Kuchcinski, K ;
Doboli, A .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1997, 2 (01) :5-32
[13]   HARDWARE-SOFTWARE COSYNTHESIS FOR MICROCONTROLLERS [J].
ERNST, R ;
HENKEL, J ;
BENNER, T .
IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (04) :64-75
[14]   Codesign of embedded systems: Status and trends [J].
Ernst, R .
IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (02) :45-54
[15]   SPECIFICATION AND DESIGN OF EMBEDDED HARDWARE-SOFTWARE SYSTEMS [J].
GAJSKI, DD ;
VAHID, F .
IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (01) :53-67
[16]   HARDWARE-SOFTWARE COSYNTHESIS FOR DIGITAL-SYSTEMS [J].
GUPTA, RK ;
DEMICHELI, G .
IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (03) :29-41
[17]   System design for flexibility [J].
Haubelt, C ;
Teich, J ;
Richter, K ;
Ernst, R .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :854-861
[18]  
JORGENSEN PB, 1997, P INT WORKSH HARDW S, P15
[19]   The extended partitioning problem: Hardware/software mapping, scheduling, and implementation-bin selection [J].
Kalavade, A ;
Lee, EA .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1997, 2 (02) :125-163
[20]   System-level design: Orthogonalization of concerns and platform-based design [J].
Keutzer, K ;
Malik, S ;
Newton, AR ;
Rabaey, JM ;
Sangiovanni-Vincentelli, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) :1523-1543