High-speed adaptive turbo decoding algorithm and its implementation

被引：0
|
作者：
Kim, Min Hyuk [1 ]
Jeong, Jin-Hee [1 ]
Jung, Ji-Won [1 ]
机构：
[1] Korea Maritime Univ, Dongsam Dong 1, Pusan, South Korea
来源：
PROCEEDINGS OF 2006 IEEE INFORMATION THEORY WORKSHOP | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo decoder for B/QPSK modulation. A transformation applied to the incoming I-channel and Q-channel symbols allows the use of an off-the-shelf B/QPSK turbo decoder without any modifications. The source of the latency and power consumption reduction is from the combination of the radix-4, dual-path processing, parallel decoding, and early-stop algorithms. We implemented the proposed scheme on a field-programmable gate array (FPGA) and compared its decoding speed with that of a conventional decoder.
引用
收藏
页码：104 / +
页数：2
相关论文
共 50 条
  • [1] High-speed adaptive turbo decoding algorithm and its implementation
    Choi, Duk Gun
    Jeong, Jin Hee
    Kim, Min Hyuk
    Jung, Ji Won
    2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 458 - +
  • [2] High-speed turbo decoding algorithm and its implementation
    Choi, DG
    Lee, IG
    Jung, JW
    2004 9TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), 2004, : 466 - 470
  • [3] An efficient high-speed block turbo code decoding algorithm and hardware architecture design
    Yoo, K
    Shin, H
    Jung, Y
    Lee, J
    Kim, A
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 41 - 44
  • [4] An Adaptive Turbo Decoding Algorithm
    Li Jianping
    Cai Chaoshi
    Feng Yunfei
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 1501 - 1503
  • [5] Adaptive Iterative Turbo Decoding Algorithm
    Gu, Jian
    Zhang, Yi
    Yang, Dacheng
    Liu, Zhen
    2006 IEEE 63RD VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 1472 - 1476
  • [6] Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding
    Shrestha, Rahul
    Paily, Roy
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 86 - 91
  • [7] Area-efficient high-speed decoding schemes for turbo decoders
    Wang, ZF
    Chi, ZP
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 902 - 912
  • [8] Enabling high-speed turbo-decoding through concurrent interleaving
    Thul, MJ
    Wehn, N
    Rao, LP
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 897 - 900
  • [9] Memory power reduction for the high-speed implementation of turbo codes
    Maessen, F
    van der Perre, L
    Willems, F
    Gyselinckx, B
    Catthoor, F
    Engels, M
    SCVT 2000: SYMPOSIUM ON COMMUNICATIONS & VEHICULAR TECHNOLOGY, PROCEEDINGS, 2000, : 94 - 102
  • [10] Memory power reduction for the high-speed implementation of turbo codes
    Maessen, F
    Giulietti, A
    Bougard, B
    Derudder, V
    Van der Perre, L
    Catthoor, F
    Engels, M
    SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 16 - 24
12345