A 2-D analytical model for cylindrical gate tunnel FET (CG-TFET) based on center potential

被引：1
作者：
Dash, Sidhartha [1 ]
Mishra, Guru Prasad [2 ]
机构：
[1] Siksha O Anusandhan Univ, Inst Tech Educ & Res, Dept Elect & Commun Engn, Bhubaneswar, Orissa, India
[2] Siksha O Anusandhan Univ, Inst Tech Educ & Res, Dept Elect & Instrumentat Engn, Device Simulat Lab, Bhubaneswar, Orissa, India
来源：
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES | 2017年 / 25卷 / 02期
关键词：
CG-TFET; center potential; tunneling path; drain current; threshold voltage; FIELD-EFFECT TRANSISTORS; DRAIN CURRENT MODEL; SOI MOSFETS; THRESHOLD VOLTAGE;
D O I：
10.3906/elk-1502-74
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, a 2-D cylindrical gate tunnel FE (CG-TFET) model is developed based on the potential at the center of cylinder. The center potential is obtained by Laplace solution in the cylindrical coordinate system and the accuracy is validated using a 2-D TCAD device simulator. The tunneling of charge carriers in the CG-TFET is analyzed using the center potential and the results are compared to the surface potential-based model. The drain current is formulated using the initial tunneling point and tunneling path, which further helps to obtain the threshold voltage of this model. The effect of gate engineering and band-gap engineering on the drain current are investigated. The device scaling capability of the model is discussed extensively.
引用
收藏
页码：770 / 782
页数：13
相关论文
共 31 条
  • [21] A Quasi-Analytical Model for Double-Gate Tunneling Field-Effect Transistors
    Pan, Andrew
    Chui, Chi On
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1468 - 1470
  • [22] Multiple-gate SOI MOSFETs: Device design guidelines
    Park, JT
    Colinge, JP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2222 - 2229
  • [23] An analytical subthreshold current modeling of cylindrical gate all around (CGAA) MOSFET incorporating the influence of device design engineering
    Pratap, Yogesh
    Ghosh, Pujarini
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    [J]. MICROELECTRONICS JOURNAL, 2014, 45 (04) : 408 - 415
  • [24] Low-Voltage Tunnel Transistors for Beyond CMOS Logic
    Seabaugh, Alan C.
    Zhang, Qin
    [J]. PROCEEDINGS OF THE IEEE, 2010, 98 (12) : 2095 - 2110
  • [25] A new robust non-local algorithm for band-to-band tunneling simulation and its application to Tunnel-FET
    Shen, Chen
    Yang, Li-Tao
    Samudra, Ganesh
    Yeo, Yee-Chia
    [J]. SOLID-STATE ELECTRONICS, 2011, 57 (01) : 23 - 30
  • [26] THE VOLTAGE-DOPING TRANSFORMATION - A NEW APPROACH TO THE MODELING OF MOSFET SHORT-CHANNEL EFFECTS
    SKOTNICKI, T
    MERCKEL, G
    PEDRON, T
    [J]. IEEE ELECTRON DEVICE LETTERS, 1988, 9 (03) : 109 - 112
  • [27] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [28] A tunneling field effect transistor model combining interband tunneling with channel transport
    Wan, J.
    Le Royer, C.
    Zaslavsky, A.
    Cristoloveanu, S.
    [J]. JOURNAL OF APPLIED PHYSICS, 2011, 110 (10)
  • [29] Two dimensional analytical modeling for asymmetric 3T and 4T double gate tunnel FET in sub-threshold region: Potential and electric field
    Yadav, Menka
    Bulusu, Anand
    Dasgupta, Sudeb
    [J]. MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1251 - 1259
  • [30] SHORT-CHANNEL EFFECT IN FULLY DEPLETED SOI MOSFETS
    YOUNG, KK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (02) : 399 - 402
1234