A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

被引:0
|
作者
Rezazadeh, Arshin [1 ]
Fathy, Mahmood [1 ]
Hassanzadeh, Amin [2 ]
机构
[1] Iran Univ Sci & Tech, Dept Comp Eng, Tehran, Iran
[2] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran
来源
2009 THIRD ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION, VOLS 1 AND 2 | 2009年
关键词
Network-on-Chip; wormhole switching; interconnection; fault-tolerant routing; performance; mesh;
D O I
10.1109/AMS.2009.86
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a performance-enhancing fault-tolerant routing algorithm based on f-cube3 as a new solution for increasing the rate of switched and routed packets in NoCs. The f-cube3 algorithm is a wormhole-switched routing for 2-D mesh networks and has been used for block faults such as f-ring at and f-chain. We have enhanced the use of virtual channels per each physical link without adding new extra virtual channel. It is proposed that when a message is not blocked by fault, all virtual channels could be used. We have simulated both f-cube3 and our algorithm for the same conditions; message length, network size, traffic etc. As the simulation results show, our algorithm has a higher saturation point than f-cube3 algorithm. The results also show that our algorithm has more utilization of links and less blocked messages rate than f-cube3.
引用
收藏
页码:614 / +
页数:2
相关论文
共 50 条
  • [21] Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method
    Kurokawa, Yota
    Fukushi, Masaru
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (03): : 224 - 232
  • [22] An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing
    Mohtashamzadeh, Mehdi
    Momeni, Ladan
    Rezazadeh, Arshin
    UKSIM FIFTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2011), 2011, : 339 - 343
  • [23] Fault-Tolerant Routing Mechanism in 3D Optical Network-on-Chip Based on Node Reuse
    Guo, Pengxing
    Hou, Weigang
    Guo, Lei
    Sun, Wei
    Liu, Chuang
    Bao, Hainan
    Duong, Luan H. K.
    Liu, Weichen
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (03) : 547 - 564
  • [24] Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents
    Valinataj, Mojtaba
    Liljeberg, Pasi
    Plosila, Juha
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 141 - 146
  • [25] Fault-tolerant routing algorithm for EOC interconnection network
    Al-Sadi, JA
    Sarie, TH
    AMCS '05: Proceedings of the 2005 International Conference on Algorithmic Mathematics and Computer Science, 2005, : 107 - 113
  • [26] Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement
    Bhanu, P. Veda
    Kulkarni, Pranav Venkatesh
    Soumya, J.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)
  • [27] A General, Fault tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip
    Stroobant, Pieter
    Abadal, Sergi
    Tavernier, Wouter
    Alarcon, Eduard
    Colle, Didier
    Pickavet, Mario
    2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), 2018, : 35 - 40
  • [28] A Fault-Tolerant Routing Algorithm Design for On-Chip Optical Networks
    Xiang, Dong
    Zhang, Yan
    Shan, Shuchang
    Xu, Yi
    2013 IEEE 32ND INTERNATIONAL SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS (SRDS 2013), 2013, : 1 - 9
  • [29] Fault Tolerant Mesh based Network-on-Chip Architecture
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 417 - 420
  • [30] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)