50-Gb/s SiGeBiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems

被引：0
作者：
Meghelli, M [1 ]
Rylyakov, AV [1 ]
Shan, L [1 ]
机构：
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2002年 / 37卷 / 12期
关键词：
BiCMOS technology; demultiplexer; multiplexer; optical communication; SiGe bipolar transistors;
D O I：
10.1109/JSSC.2002.804338
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
4:1 multiplexer and 1 : 4 demultiplexer ICs targeting SONET OC-768 applications are reported. The ICs have been implemented using a 120-GHz-f(T) 0.18-mum SiGe BiCMOS process. Both ICs have been packaged to enable bit error rate testing by connecting their serial interfaces. Error-free operation has been achieved for both circuits at data rates beyond 50 Gb/s. At a - 3.6-V supply voltage, the multiplexer and demultiplexer dissipate 410 and 430 mA, respectively. Switching behavior of the 4: 1 multiplexer has also been checked up to 70 Gb/s.
引用
收藏
页码：1790 / 1794
页数：5
相关论文
共 10 条
  • [1] CHERRY M, 1963, P I ELECTR ENG, V110, P375
  • [2] A 0.18μm BiCMOS technology featuring 120/100 GHz (fΤ/fmax) HBT and ASIC-compatible CMOS using copper interconnect
    Joseph, A
    Coolbaugh, D
    Zierak, M
    Wuthrich, R
    Geiss, P
    He, Z
    Liu, X
    Orner, B
    Johnson, J
    Freeman, G
    Ahlgren, D
    Jagannathan, B
    Lanzerotti, L
    Ramachandran, V
    Malinowski, J
    Chen, H
    Chu, J
    Gray, P
    Johnson, R
    Dunn, J
    Subbanna, S
    Schonenberg, K
    Harame, D
    Groves, R
    Watson, K
    Jadus, D
    Meghelli, M
    Rylyakov, A
    [J]. PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 143 - 146
  • [3] MASUDA T, MICR S DIG 2001 IEEE, V3, P1697
  • [4] Meghelli M., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P260, DOI 10.1109/ISSCC.2002.993035
  • [5] NOWOTNY U, 1998, P IEEE INT S CIRC SY, V2, P201
  • [6] A SILICON-BIPOLAR AMPLIFIER FOR 10 GBIT/S WITH 45 DB GAIN
    POHLMANN, W
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 551 - 556
  • [7] Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s
    Rein, HM
    Moller, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1076 - 1090
  • [8] REINHOLD M, 2001, IEEE ISSCC TECH DIG, P84
  • [9] SHAN L, 2001, P IEEE 10 TOP M EL P, P29
  • [10] Swartz R. G., 1990, International Journal of High Speed Electronics, V1, P73, DOI 10.1142/S0129156490000058
1