Design and Analysis of a 12-b Current-Steering DAC in a 14-nm FinFET Technology for 2G/3G/4G Cellular Applications

被引：10

作者：

Kim, Jaekwon ^{[1
]}

Jang, Woojin ^{[2
]}

Lee, Yanghoon ^{[2
]}

Kim, Wan ^{[2
]}

Oh, Seunghyun ^{[2
]}

Lee, Jongwoo ^{[2
]}

Choi, Jaehyuk ^{[1
]}

Chun, Jung-Hoon ^{[1
]}

Byunghak, Thomas ^{[2
]}

机构：

[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea

[2] Samsung Elect, S LSI Div, Hwasung 446711, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2019年 / 66卷 / 10期

关键词：

Transmitter; level-shifter; digital-to-analog converter (DAC); barrel-shifter DEM; FinFET; BANDWIDTH; GHZ; DBC;

D O I：

10.1109/TCSI.2019.2913174

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 14-nm FinFET CMOS 12-b current-steering digital-to-analog converter (DAC) for 2G/3G/4G cellular applications is presented herein. Bit segmentations of a 6-bit thermometer and 6-bit binary coding are adopted, utilizing switching-order shuffling in combination with dynamic element matching (DEM) to suppress the spurious tones owing to the current-source mismatch in three-dimensional FinFETs. In addition, output switches are designed to achieve make-before-break operation with the proposed low crossing point level shifter. Moreover, an output full-scale current trimming method is applied to maximize the power efficiency of the envelope-tracking (ET). The active area of a single DAC is 0.036 mm(2), its power consumption is 6.1 mW, and its SFDR is 80 dBc.

引用

页码：3723 / 3732

页数：10

共 24 条

[11]

Lin CH, 2018, ISSCC DIG TECH PAP I, P360, DOI 10.1109/ISSCC.2018.8310333

[12] A 12 bit 2.9 GS/s DAC With IM3 <-60 dBc Beyond 1 GHz in 65 nm CMOS [J].

Lin, Chi-Hung ;

van der Goes, Frank M. L. ;

Westra, Jan R. ;

Mulder, Jan ;

Lin, Yu ;

Arslan, Erol ;

Ayranci, Emre ;

Liu, Xiaodong ;

Bult, Klaas .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3285-3293

[13]

Lin W., 2013, IEEE ISSCC, V49, P474

[14] Matching Performance of FinFET Devices With Fin Widths Down to 10 nm [J].

Magnone, P. ;

Mercha, A. ;

Subramanian, V. ;

Parvais, P. ;

Collaert, N. ;

Dehan, M. ;

Decoutere, S. ;

Groeseneken, G. ;

Benson, J. ;

Merelle, T. ;

Lander, R. J. P. ;

Crupi, F. ;

Pace, C. .

IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) :1374-1376

[15] Compensation and Calibration Techniques for Current-Steering DACs [J].

McDonnell, Samantha M. ;

Patel, Vipul J. ;

Duncan, Luke ;

Dupaix, Brian ;

Khalil, Waleed .

IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2017, 17 (02) :4-26

[16] A-137 dBm/Hz Noise, 82% Efficiency AC-Coupled Hybrid Supply Modulator With Integrated Buck-Boost Converter [J].

Paek, Ji-Seon ;

Lee, Seung-Chul ;

Youn, Yong-Sik ;

Kim, Dongsu ;

Choi, Jeong-Hyun ;

Jung, Junhee ;

Choo, Young-Hwan ;

Lee, Sung-Jun ;

Han, Jae-Yeol ;

Cho, Thomas Byunghak .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (11) :2757-2768

[17] A 10-Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS [J].

Palmers, Pieter ;

Steyaert, Michiel S. J. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) :2870-2879

[18] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440

[19]

Seth S, 2015, IEEE RAD FREQ INTEGR, P147, DOI 10.1109/RFIC.2015.7337726

[20] A 375 mW Multimode DAC-Based Transmitter With 2.2 GHz Signal Bandwidth and In-Band IM3<-58 dBc in 40 nm CMOS [J].

Spiridon, Silvian ;

van der Tang, Johan ;

Yan, Han ;

Chen, Hua-Feng ;

Guermandi, Davide ;

Liu, Xiaodong ;

Arslan, Erol ;

van der Goes, Frank ;

Bult, Klaas .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (07) :1595-1604

← 1 2 3 →