Design and Analysis of a 12-b Current-Steering DAC in a 14-nm FinFET Technology for 2G/3G/4G Cellular Applications

被引：10

作者：

Kim, Jaekwon ^{[1
]}

Jang, Woojin ^{[2
]}

Lee, Yanghoon ^{[2
]}

Kim, Wan ^{[2
]}

Oh, Seunghyun ^{[2
]}

Lee, Jongwoo ^{[2
]}

Choi, Jaehyuk ^{[1
]}

Chun, Jung-Hoon ^{[1
]}

Byunghak, Thomas ^{[2
]}

机构：

[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea

[2] Samsung Elect, S LSI Div, Hwasung 446711, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2019年 / 66卷 / 10期

关键词：

Transmitter; level-shifter; digital-to-analog converter (DAC); barrel-shifter DEM; FinFET; BANDWIDTH; GHZ; DBC;

D O I：

10.1109/TCSI.2019.2913174

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 14-nm FinFET CMOS 12-b current-steering digital-to-analog converter (DAC) for 2G/3G/4G cellular applications is presented herein. Bit segmentations of a 6-bit thermometer and 6-bit binary coding are adopted, utilizing switching-order shuffling in combination with dynamic element matching (DEM) to suppress the spurious tones owing to the current-source mismatch in three-dimensional FinFETs. In addition, output switches are designed to achieve make-before-break operation with the proposed low crossing point level shifter. Moreover, an output full-scale current trimming method is applied to maximize the power efficiency of the envelope-tracking (ET). The active area of a single DAC is 0.036 mm(2), its power consumption is 6.1 mW, and its SFDR is 80 dBc.

引用

页码：3723 / 3732

页数：10

共 24 条

[1]

Chen H.-H., 2006, Symposium on VLSI Circuits, P51

[2] A 1.5-V 14-bit 100-MS/s self-calibrated DAC [J].

Cong, YH ;

Geiger, RL .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2051-2060

[3]

Davis J., 2012, EE TIMES

[4] A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC [J].

Deveugele, J ;

Van der Plas, G ;

Steyaert, M ;

Gielen, G ;

Sansen, W .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :191-195

[5] A 16-Gb/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16/256-QAM and Channel Response Detection [J].

Du, Yuan ;

Cho, Wei-Han ;

Huang, Po-Tsang ;

Li, Yilei ;

Wong, Chien-Heng ;

Du, Jieqiong ;

Kim, Yanghyo ;

Hu, Boyu ;

Du, Li ;

Liu, Chunchen ;

Lee, Sheau Jiung ;

Chang, Mau-Chung Frank .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (04) :1111-1122

[6]

Jeong EY, 2017, S VLSI TECH, pT142, DOI 10.23919/VLSIT.2017.7998155

[7]

Kim J.-K., 2015, U.S. Patent, Patent No. [9 197 174 B2, 9197174]

[8]

Kim J, 2017, IEEE RAD FREQ INTEGR, P248, DOI 10.1109/RFIC.2017.7969064

[9]

Lee J, 2014, IEEE ASIAN SOLID STA, P9, DOI 10.1109/ASSCC.2014.7008847

[10] A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 [J].

Lin, CH ;

Bult, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1948-1958

← 1 2 3 →