A high-speed, low-power bipolar digital circuit for Gb/s LSI's: Current mirror control logic

被引：15

作者：

Kishine, K

Kobayashi, Y

Ichino, H

机构：

[1] NTT System Electronics Laboratories, Atsugi-shi

[2] NTT Electronics Technology, Atsugi-shi

[3] Kyoto University, Kyoto

[4] Elec. Communication Laboratories, Nippon Telegraph and Tel. Corp., Tokyo

[5] NTT System Electronics Laboratories, Kanagawa

[6] Tokyo Institute of Technology, Tokyo

[7] NTT Elec. Commun. Laboratories, Nippon Telegraph and Tel. Corp., Kanagawa

[8] Process Technology Division, NTT Elec. Technology Corporation, Kanagawa

[9] Osaka University, Osaka

[10] High-Speed Intgd. Circt. Laboratory, NTT System Electronics Laboratories, Kanagawa

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1997年 / 32卷 / 02期

关键词：

bipolar; CMCL; current mirror; digital; highspeed; low-power; low-voltage;

D O I：

10.1109/4.551913

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel low-power bipolar circuit for Gb/s LSI's, current mirror control logic (CMCL), is described, To reduce supply voltage and currents, the current sources of emitter-coupled-logic (ECL) series gate circuits are removed and the lower differential pairs are controlled by current mirror circuits, This enables circuits with the same function as two-stacked ECL circuits to operate at supply voltage of -2.0 V and reduces the current drawn through the driving circuits for the differential pairs to 50% of the conventional level shift circuits (emitter followers) in ECL, This CMCL circuit achieves 3.1-Gb/s (D-FF) and 43-GHz (T-FF) operation with a power supply voltage of -2.0 V and power dissipation of only 1.8 mW/(FF).

引用

页码：215 / 221

页数：7

共 14 条

[1] HIGH-SPEED REGENERATOR-SECTION TERMINATING LSI OPERATING UP TO 2.5GBIT/S USING 0.5-MU-M SI BIPOLAR STANDARD-CELL TECHNOLOGY
KAWAI, K
KOIKE, K
ICHINO, H
KOBAYASHI, Y
[J]. ELECTRONICS LETTERS, 1995, 31 (10) : 791 - 792
[2] KAWAMURA K, 1993, S VLSI CIRC, P236
[3] Koike K, 1995, PROCEEDINGS OF THE 1995 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, P106, DOI 10.1109/BIPOL.1995.493876
[4] KOIKE K, 1993, PROCEEDINGS OF THE 1993 BIPOLAR/BICOMS CIRCUITS AND TECHNOLOGY MEETING, P236, DOI 10.1109/BIPOL.1993.617506
[5] KURODA T, 1995, ISSCC, P36
[6] MAEDA T, 1993, GAAS IC SYMPOSIUM - TECHNICAL DIGEST 1993, P75, DOI 10.1109/GAAS.1993.394496
[7] Nemoto M., 1992, GaAs IC Symposium. 14th Annual IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest (Cat. No.92CH3197-1), P93, DOI 10.1109/GAAS.1992.247215
[8] OGAWA Y, 1993, P NAT C REC IEICE JA, P5
[9] DESIGN TECHNIQUES FOR LOW-VOLTAGE HIGH-SPEED DIGITAL BIPOLAR CIRCUITS
RAZAVI, B
OTA, Y
SWARTZ, RG
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (03) : 332 - 339
[10] Tago S., 1993, Proceedings Sixth Annual IEEE International ASIC Conference and Exhibit, P174, DOI 10.1109/ASIC.1993.410835

← 1 2 →