Godson-T: An Efficient Many-Core Architecture for Parallel Program Executions

被引:23
|
作者
Fan, Dong-Rui [1 ]
Yuan, Nan [1 ]
Zhang, Jun-Chao [1 ]
Zhou, Yong-Bin [1 ]
Lin, Wei [1 ]
Song, Feng-Long [1 ]
Ye, Xiao-Chun [1 ]
Huang, He [1 ]
Yu, Lei [1 ]
Long, Guo-Ping [1 ]
Zhang, Hao [1 ]
Liu, Lei [1 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Key Lab Comp Syst & Architecture, Beijing 100190, Peoples R China
基金
北京市自然科学基金; 中国国家自然科学基金;
关键词
many-core; parallel computing; multithread; data communication; thread synchronization; runtime system;
D O I
10.1007/s11390-009-9295-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Moore's law will grant computer architects ever more transistors for the foreseeable future, and the challenge is how to use them to deliver efficient performance and flexible programmability. We propose a many-core architecture, Godson-T, to attack this challenge. On the one hand, Godson-T features a region-based cache coherence protocol, asynchronous data transfer agents and hardware-supported synchronization mechanisms, to provide full potential for the high efficiency of the on-chip resource utilization. On the other hand, Godson-T features a highly efficient runtime system, a Pthreads-like programming model, and versatile parallel libraries, which make this many-core design flexibly programmable. This hardware/software cooperating design methodology bridges the high-end computing with mass programmers. Experimental evaluations are conducted on a cycle-accurate simulator of Godson-T. The results show that the proposed architecture has good scalability, fast synchronization, high computational efficiency, and flexible programmability.
引用
收藏
页码:1061 / 1073
页数:13
相关论文
共 50 条
  • [31] Distributed SDN Architecture for NoC-based Many-core SoCs
    Ruaro, Marcelo
    Velloso, Nedison
    Jantsch, Axel
    Moraes, Fernando G.
    PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
  • [32] Fast and scalable lock methods for video coding on many-core architecture
    Xu, Weizhi
    Yu, Hui
    Lu, Dianjie
    Song, Fenglong
    Wang, Da
    Ye, Xiaochun
    Pei, Songwei
    Fan, Dongrui
    Xie, Hongtao
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2014, 25 (07) : 1758 - 1762
  • [33] NoC-based Many-Core Processor Using CUSPARC Architecture
    Soliman, Muhammad R.
    Fahmy, Hossam A. H.
    Habib, S. E. -D.
    2014 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2014, : 84 - 87
  • [34] BLOCK-BASED HARDWARE SCHEDULER DESIGN ON MANY-CORE ARCHITECTURE
    Ju, Lihan
    Pan, Ping
    Quan, Baixing
    Chen, Tianzhou
    Wu, Minghui
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 814 - 819
  • [35] An efficient implementation of kernel density estimation for multi-core and many-core architectures
    Lopez-Novoa, Unai
    Saenz, Jon
    Mendiburu, Alexander
    Miguel-Alonso, Jose
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2015, 29 (03): : 331 - 347
  • [36] Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters
    Miyamori, Takashi
    Xu, Hui
    Usui, Hiroyuki
    Hosoda, Soichiro
    Sano, Toru
    Yamamoto, Kazumasa
    Kodaka, Takeshi
    Nonogaki, Nobuhiro
    Ozaki, Nau
    Tanabe, Jun
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04): : 360 - 368
  • [37] Fast parallel beam propagation method based on multi-core and many-core architectures
    Shaaban, Adel
    Sayed, M.
    Hameed, Mohamed Farhat O.
    Saleh, Hassan, I
    Gomaa, L. R.
    Du, Yi-Chun
    Obayya, S. S. A.
    OPTIK, 2019, 180 : 484 - 491
  • [38] Parallel programming model for the Epiphany many-core coprocessor using threaded MPI
    Ross, James A.
    Richie, David A.
    Park, Song J.
    Shires, Dale R.
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 43 : 95 - 103
  • [39] A High Performance Parallel Ranking SVM with OpenCL on Multi-core and Many-core Platforms
    Zhu, Huming
    Li, Pei
    Zhang, Peng
    Luo, Zheng
    INTERNATIONAL JOURNAL OF GRID AND HIGH PERFORMANCE COMPUTING, 2019, 11 (01) : 17 - 28
  • [40] Techniques for Enabling Highly Efficient Message Passing on Many-Core Architectures
    Si, Min
    Balaji, Pavan
    Ishikawa, Yutaka
    2015 15TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING, 2015, : 697 - 700