共 50 条
- [42] Exploiting Network-on-Chip Structural Redundancy for A Cooperative and Scalable Built-In Self-Test Architecture 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 661 - 666
- [43] A Programmable Online/Off-line Built-In Self-Test Scheme for RAMs with ECC ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1997 - 2000
- [44] Area Efficient Built-In Redundancy Analysis using Pre-Solutions with Various Spare Structure 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 431 - 432
- [46] Fault-tolerant array processors via reconfiguration of two-level redundancy arrays INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1633 - 1642
- [48] Analysis of Multiphoton Transitions within the Two-Level Scheme Bulletin of the Lebedev Physics Institute, 2022, 49 : 440 - 443