共 50 条
- [21] A sharable built-in self-repair for semiconductor memories with 2-D redundancy scheme DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 331 - 339
- [24] An Efficient Built-In Self-Repair Scheme for Multiple RAMs 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2076 - 2080
- [25] Higher reliability built-in redundancy analysis strategy for embedded SRAM Yuhang Xuebao/Journal of Astronautics, 2010, 31 (11): : 2597 - 2603
- [26] A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 505 - 508
- [27] A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 1997, : 33 - 40
- [29] A New Built-in Redundancy Analysis Algorithm Based On Multiple Memory Blocks 2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 43 - 44