A built-in redundancy-analysis scheme for self-repairable RAMs with two-level redundancy

被引:8
|
作者
Huang, Yu-Jen [1 ]
Chang, Da-Ming [1 ]
Li, Jin-Fu [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Adv Reliable Syst Lab, Chungli 320, Taiwan
来源
21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2006年
关键词
D O I
10.1109/DFT.2006.6
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the increasing demand of memories in system-on-chip (SOC) designs, developing efficient yield-improvement techniques for memories becomes an important is-sue. Built-in self-repair (BISR) technique has become a popular method for repairing defective embedded memories. To allocate redundancy efficiently, built-in redundancy-analysis (BIRA)function is usually needed for designing a BISR scheme. This paper presents an efficient BIRA scheme for RAMs with two-level redundancy (i.e., spare rows, spare columns, and spare words). Experimental results show that the repair rate of the proposed BIRA scheme approximates to that of the exhaustive search with the same redundancy organization. Furthermore, the repair rate of the proposed BIRA scheme with two-level redundancy is higher than that of the exhaustive search scheme with one-level redundancy (i.e., spare rows and spare columns). The area cost of the proposed BIRA scheme is low. For example, the hardware overhead of the proposed BIRA scheme for an 8Kx64-bit RAM with three spare rows, three spare columns, and two spare words is only about 2%.
引用
收藏
页码:362 / +
页数:2
相关论文
共 50 条
  • [21] A sharable built-in self-repair for semiconductor memories with 2-D redundancy scheme
    Bahl, Swapnil
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 331 - 339
  • [22] Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs
    Lu, Shyue-Kung
    Wang, Zhen-Yu
    Tsai, Yi-Ming
    Chen, Jiann-Liang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (04) : 620 - 629
  • [23] Novel modified memory built in self-repair (MMBISR) for SRAM using hybrid redundancy-analysis technique
    Pundir, Aditya Kumar Singh
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (06) : 836 - 842
  • [24] An Efficient Built-In Self-Repair Scheme for Multiple RAMs
    Nair, Arathy S.
    Bonifus, P. L.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2076 - 2080
  • [25] Higher reliability built-in redundancy analysis strategy for embedded SRAM
    Su J.-H.
    Chen Z.-W.
    Wang Y.-R.
    Yao R.
    Yuhang Xuebao/Journal of Astronautics, 2010, 31 (11): : 2597 - 2603
  • [26] A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories
    Choi, YH
    Lee, MH
    Kim, YK
    2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 505 - 508
  • [27] A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration
    Niggemeyer, D
    Otterstedt, J
    Redeker, M
    INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 1997, : 33 - 40
  • [28] A Built-In Self-Test Scheme for 3D RAMs
    Yu, Yun-Chao
    Chou, Che-Wei
    Li, Jin-Fu
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
  • [29] A New Built-in Redundancy Analysis Algorithm Based On Multiple Memory Blocks
    Kim, Jooyoung
    Cho, Keewon
    Lee, Woosung
    Kang, Sungho
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 43 - 44
  • [30] Fast Built-In Redundancy Analysis Based on Sequential Spare Line Allocation
    Lee, Hayoung
    Kim, Jooyoung
    Cho, Keewon
    Kang, Sungho
    IEEE TRANSACTIONS ON RELIABILITY, 2018, 67 (01) : 264 - 273