Design and implementation of image kernels using reversible logic gates

被引:4
|
作者
Raveendran, Sithara [1 ,2 ]
Edavoor, Pranose Jose [1 ,2 ]
Yernad Balachandra, Nithin Kumar [1 ,2 ]
Moodabettu Harishchandra, Vasantha [1 ,2 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Farmagudi 403401, Goa, India
[2] Natl Inst Technol Goa, Dept Elect & Elect Engn, Farmagudi 403401, Goa, India
关键词
logic gates; field programmable gate arrays; image enhancement; edge detection; logic design; image kernels; reversible logic gates; filtering enhancing; reversible logic literature; filter kernel; reversible logic based design; ancilla inputs; gate count; 512$512x512 standard images; filtered images;
D O I
10.1049/iet-ipr.2019.1681
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This study presents the implementation of image kernels used for filtering and enhancing the images using reversible logic gates, a first in reversible logic literature. Image enhancement/filtering is achieved by performing convolution of an image with a filter kernel. This work proposes reversible logic based design and implementation of six filter kernels. The filter kernels implemented are Gaussian blur, Laplacian outline, Sobel, Emboss, Sharpen and Prewitt edge detection. The kernels are implemented individually using reversible logic gates and the designs are measured in terms of quantum cost, garbage outputs, ancilla inputs and gate count. The functional verification is carried out using 512x512 standard images on Kintex 7 FPGA platform. The filtered images from the proposed design have an average structural similarity index of 0.92.
引用
收藏
页码:4110 / 4121
页数:12
相关论文
共 50 条
  • [21] Design of reversible logic circuits by means of control gates
    De Vos, A
    Desoete, B
    Adamski, A
    Pietrzak, P
    Sibinski, M
    Widerski, T
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 255 - 264
  • [22] VLSI implementation of multiplier design using reversible logic gate
    V. Nandhini
    K. Sambath
    Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
  • [23] VLSI implementation of multiplier design using reversible logic gate
    Nandhini, V.
    Sambath, K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100
  • [24] Priority Encoder using reversible logic gates in QCA
    Sen, Riya
    Das, Sandip
    Mazumder, Gitika Guha
    Yadav, Priyanka
    Neogy, Ballary
    Pandey, Rohit
    Sharma, Shalu
    Jana, Biswajit
    2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, : 319 - 323
  • [25] Design and analysis of SRAM cell using reversible logic gates towards smart computing
    O. Mohana chandrika
    M. Siva kumar
    The Journal of Supercomputing, 2022, 78 : 2287 - 2306
  • [26] Residue Arithmetic's using Reversible Logic Gates
    Raju, I. B. K.
    Kumar, P. Rajesh
    Rao, P. Bhaskara
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [27] Design and analysis of SRAM cell using reversible logic gates towards smart computing
    Mohana Chandrika, O.
    Siva Kumar, M.
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (02): : 2287 - 2306
  • [28] Implementation of Ternary Logic Gates using FGMOS
    Gopal, Perni Venu
    Narkhede, Satish
    Sasikala, G.
    2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 275 - 279
  • [29] A Novel Design of Area Efficient Full Adder Architecture using Reversible Logic Gates
    Ganesh, Chokkakula
    Kumar, Aruru Sai
    Santhosh, P.
    Ramya, Anreddy
    Kumar, Chennoji Shiva
    Thivani, Ponugoti
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 107 - 111
  • [30] Plasmonic reversible logic gates
    Abbas, Mohammed N.
    Abdulnabi, Saif H.
    JOURNAL OF NANOPHOTONICS, 2020, 14 (01)