Design and implementation of image kernels using reversible logic gates

被引:4
|
作者
Raveendran, Sithara [1 ,2 ]
Edavoor, Pranose Jose [1 ,2 ]
Yernad Balachandra, Nithin Kumar [1 ,2 ]
Moodabettu Harishchandra, Vasantha [1 ,2 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Farmagudi 403401, Goa, India
[2] Natl Inst Technol Goa, Dept Elect & Elect Engn, Farmagudi 403401, Goa, India
关键词
logic gates; field programmable gate arrays; image enhancement; edge detection; logic design; image kernels; reversible logic gates; filtering enhancing; reversible logic literature; filter kernel; reversible logic based design; ancilla inputs; gate count; 512$512x512 standard images; filtered images;
D O I
10.1049/iet-ipr.2019.1681
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This study presents the implementation of image kernels used for filtering and enhancing the images using reversible logic gates, a first in reversible logic literature. Image enhancement/filtering is achieved by performing convolution of an image with a filter kernel. This work proposes reversible logic based design and implementation of six filter kernels. The filter kernels implemented are Gaussian blur, Laplacian outline, Sobel, Emboss, Sharpen and Prewitt edge detection. The kernels are implemented individually using reversible logic gates and the designs are measured in terms of quantum cost, garbage outputs, ancilla inputs and gate count. The functional verification is carried out using 512x512 standard images on Kintex 7 FPGA platform. The filtered images from the proposed design have an average structural similarity index of 0.92.
引用
收藏
页码:4110 / 4121
页数:12
相关论文
共 50 条
  • [1] Implementation of Reversible Logic Gates using Adiabatic Logic
    Gupta, Yatin
    Sasamal, Trailokya Nath
    2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 595 - 598
  • [2] Implementation of Reversible Logic Gates with Quantum Gates
    Swathi, Mummadi
    Rudra, Bhawana
    2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2021, : 1557 - 1563
  • [3] Implementation of Reversible Logic Design in Nanoelectronics on Basis of Majority Gates
    Roohi, Arman
    Khademolhosseini, Hossein
    Sayedsalehi, Samira
    Navi, Keivan
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 1 - 6
  • [4] Design of Arithmetic Logic Unit using Reversible Logic Gates
    Priyanka, V
    Reddy, Narla Surendranath
    Jeevana, Gogineni
    Arab, Mohd Aftab
    2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
  • [5] Design of encoder and decoder using reversible logic gates
    Kalamani C.
    Murugasami R.
    Usha S.
    Saravanakumar S.
    Measurement: Sensors, 2024, 31
  • [6] QCA Implementation of Arithmetic Unit using Reversible Logic Gates
    Mangalam, H.
    Sakthivel, V
    Roupesh, R.
    Sreeja, P.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 163 - 168
  • [7] Design and implementation of reversible logic gates using silicene-based p–n junction logic devices
    Inderdeep Singh Bhatia
    Deep Kamal Kaur Randhawa
    Journal of Computational Electronics, 2021, 20 : 735 - 744
  • [8] Implementation of the Toffoli and Peres reversible logic gates using magnetic skyrmions in operational gates
    Costilla, J. I.
    Alegre, J. W.
    Talledo, A.
    Pujada, B. R.
    JOURNAL OF APPLIED PHYSICS, 2023, 134 (01)
  • [9] Implementation of Quantum Image Encryption via Reversible Quantum Logic Gates Computing
    Cheng, Yi Lin
    Liao, Yu Ping
    Chen, Chih Yu
    Huang, Tsung Wei
    SPIN, 2023,
  • [10] Implementation of Quantum Image Encryption via Reversible Quantum Logic Gates Computing
    Cheng, Yi Lin
    Liao, Yu Ping
    Chen, Chih Yu
    Huang, Tsung Wei
    SPIN, 2023, 13 (04)