Integrating Thermocouple Sensors into 3D ICs

被引:0
作者
Li, Dawei [1 ]
Kim, Ji-Hoon [1 ]
Memik, Seda Ogrenci [1 ]
机构
[1] Northwestern Univ, Dept EECS, Evanston, IL 60208 USA
来源
2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2013年
关键词
3D IC; TSV (through silicon via); thermal monitoring; bi-metallic thermocouple; CHIP;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a novel architecture for embedding bi-metallic thermocouple based temperature sensors into 3D IC stacks. To the best of our knowledge this is the first work addressing this specific integration problem. Our architecture uses dedicated vias to thermally couple sensors in the metal layer with the hotspots to be monitored in the active layer throughout the multi-stack structures. We propose a low cost solution by leveraging a fraction of existing thermal TSVs for this purpose. Through thermal modeling and simulation using a state-of-the-art tool (FloTHERM), we demonstrate that we can achieve high accuracy (less than 1 degrees C error) in temperature tracking while still maintaining the effectiveness of the thermal TSVs in heat management (conforming to a fixed peak temperature threshold of 95 degrees C).
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [41] Advancing the thermal stability of 3D ICs using logi-thermal simulation
    Nagy, Gergely
    Horvath, Peter
    Pohl, Laszlo
    Poppe, Andras
    MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1114 - 1120
  • [42] Power Analysis Approach for NoC-based Homogeneous Stacked 3D ICs
    Durrani, Yaseer Arafat
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [43] Timing Analysis for Thermally Robust Clock Distribution Network Design for 3D ICs
    Park, Sung Joo
    Natu, Nitish
    Swaminathan, Madhavan
    Lee, Byunghyun
    Lee, Sang Min
    Ryu, Woong Hwan
    Kim, Kee Sup
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 69 - 72
  • [44] Multiphysics Modeling of integrated microfluidic-thermoelectric cooling for stacked 3D ICs
    Furmanczyk, M
    Wilkerson, P
    Przekwas, A
    NINETEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2003, : 35 - 41
  • [45] SkyBridge-3D-CMOS 2.0: IC Technology for Stacked-Transistor 3D ICs beyond FinFETs
    Bhat, Sachin
    Li, Mingyu
    Ghosh, Shaun
    Kulkarni, Sourabh
    Moritz, Csaba Andras
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 176 - 181
  • [46] On Hardware Security and Trust for Chiplet-Based 2.5D and 3D ICs: Challenges and Innovations
    Juan, Suzano
    Fady, Abouzeid
    Giorgio, Di Natale
    Anthony, Philippe
    Philippe, Roche
    IEEE ACCESS, 2024, 12 : 29778 - 29794
  • [47] Built-In Self-Repair for Manufacturing and Runtime TSV Defects in 3D ICs
    Maity, Dilip Kumar
    Roy, Surajit Kumar
    Giri, Chandan
    2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2020, : 40 - 45
  • [48] Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs
    Song, Taigon
    Liu, Chang
    Kim, Dae Hyun
    Lim, Sung Kyu
    Cho, Jonghyun
    Kim, Joohee
    Pak, Jun So
    Ahn, Seungyoung
    Kim, Joungho
    Yoon, Kihyun
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 122 - 128
  • [49] A Novel Blockage-avoiding Macro Placement Approach for 3D ICs based on POCS
    Lin, Jai-Ming
    Lu, Po-Chen
    Lin, Heng-Yu
    Tsai, Jia-Ting
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [50] Through-Silicon-Via Aware Interconnect Prediction and Optimization for 3D Stacked ICs
    Kim, Dae Hyun
    Mukhopadhyay, Saibal
    Lim, Sung Kyu
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 85 - 92