Integrating Thermocouple Sensors into 3D ICs

被引:0
作者
Li, Dawei [1 ]
Kim, Ji-Hoon [1 ]
Memik, Seda Ogrenci [1 ]
机构
[1] Northwestern Univ, Dept EECS, Evanston, IL 60208 USA
来源
2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2013年
关键词
3D IC; TSV (through silicon via); thermal monitoring; bi-metallic thermocouple; CHIP;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a novel architecture for embedding bi-metallic thermocouple based temperature sensors into 3D IC stacks. To the best of our knowledge this is the first work addressing this specific integration problem. Our architecture uses dedicated vias to thermally couple sensors in the metal layer with the hotspots to be monitored in the active layer throughout the multi-stack structures. We propose a low cost solution by leveraging a fraction of existing thermal TSVs for this purpose. Through thermal modeling and simulation using a state-of-the-art tool (FloTHERM), we demonstrate that we can achieve high accuracy (less than 1 degrees C error) in temperature tracking while still maintaining the effectiveness of the thermal TSVs in heat management (conforming to a fixed peak temperature threshold of 95 degrees C).
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [31] Accurate Models for Optimizing Tapered Microchannel Heat Sinks in 3D ICs
    Hwang, Leslie K.
    Kwon, Beomjin
    Wong, Martin D. F.
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 58 - 63
  • [32] IEEE 1838 compliant scan encryption and integrity for 2.5/3D ICs
    Suzano, Juan
    Chastand, Antoine
    Valea, Emanuele
    Di Natale, Giorgio
    Philippe, Anthony
    Abouzeid, Fady
    Roche, Philippe
    IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
  • [33] Thermal Challenges for Heterogeneous 3D ICs and Opportunities for Air Gap Thermal Isolation
    Zhang, Yang
    Sarvey, Thomas E.
    Bakir, Muhannad S.
    2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [34] The optical design of 3D ICs for smartphone and optro-electronics sensing module
    Huang, Jiun-Woei
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [35] 3D Chips Can be Cool: Thermal Study of VeSFET-based ICs
    Qiu, Xiang
    Marek-Sadowska, Malgorzata
    Maly, Wojciech
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2349 - 2355
  • [36] A High-Performance Vertical Substrate Noise Isolation Method for 3D ICs
    Wu, Jia-Yi
    Chen, Yong-Wei
    Zhang, Mu-Shui
    Tan, Hong-Zhou
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 19 - 22
  • [37] Enhancing System-Wide Power Integrity in 3D ICs with Power Gating
    Wang, Hailong
    Salman, Emre
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 322 - 326
  • [38] On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective
    Jung, Moongon
    Song, Taigon
    Wan, Yang
    Peng, Yarui
    Lim, Sung Kyu
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [39] Resource Allocation Methodology for Through Silicon Vias and Sleep Transistors in 3D ICs
    Wang, Hailang
    Salman, Emre
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 523 - 527
  • [40] CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs
    Fu, Bangqi
    Liu, Lixin
    Sun, Yang
    Lau, Wing-Ho
    Wong, Martin D. F.
    Young, Evangeline F. Y.
    29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 65 - 70