Hardware performance and communication models of a distributed memory parallel computer system: A case study

被引:0
作者
Le, TT [1 ]
Caohuu, T [1 ]
Glesner, M [1 ]
Becker, J [1 ]
机构
[1] Fujitsu Amer Inc, High Performance Comp Grp, San Jose, CA 95134 USA
来源
HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS | 2000年 / 541卷
关键词
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper describes the methods to evaluate the hardware performance and to model the communication performance of a distributed-memory vector parallel computer. The multi-processor VPP300 supercomputer and the parallel language VPPF (VPP-FORTRAN) were used for this case study. For a given vector parallel system, knowledge of parallel hardware performance and inter-processor communication performance is essential for effective code vectorization, parallelization and application development. In this work, the measurement of hardware performance is based on the performance of selected vectorizable do-loops while the communication performance modeling focuses on the communication startup time and message passing time. Several models have been used to verify the experimental results for popular communication patterns such as point-to-point, one-to-all, all-to-one, all-to-all, broadcast, and exchange communications.
引用
收藏
页码:79 / 92
页数:14
相关论文
共 13 条
[1]  
ABANDAH GA, 1996, IPPS P
[2]  
Alexeyev A. A., 1995, Proceedings of the the 3rd International Specialist Workshop on Nonlinear Dynamics of Electronic Systems. NDES '95, P95, DOI 10.1145/215399.215427
[3]  
CULLER D, 1993, P 4 ACM SIGPLAN S PR, P1
[4]   SOME COMPUTER ORGANIZATIONS AND THEIR EFFECTIVENESS [J].
FLYNN, MJ .
IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (09) :948-&
[5]  
*FUJ HIGH PERF COM, 1996, R D SERV VX VPP300 V
[6]  
HWANG K, SCALABLE PARALLEL CO
[7]  
IWASHITA H, 1994, P SUP 94 WASH DC
[8]  
Kumar V., 1994, INTRO PARALLEL COMPU, V400
[9]  
LE TT, 1999, UNPUB INT J COMPUTER
[10]  
LEVESQUE JM, 1989, GUIDEBOOK FORTRAN SU