共 4 条
[1]
RAHAMAN H, ACM TODAES, V13
[2]
WOLKERSTORFER J, 2002, LNCS, V2271, P67
[3]
Secure scan: A design-for-test architecture for crypto chips
[J].
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005,
2005,
:135-140
[4]
YANG B, 2004, SCAN BASED SIDE CHAN, P339