C-testable S-box Implementation for Secure Advanced Encryption Standard

被引:0
作者
Rahaman, H. [1 ]
Mathew, J. [1 ]
Jabir, A. [2 ]
Pradhan, D. K. [1 ]
机构
[1] Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England
[2] Oxford Brookes Univ, Dept Comp Sci & Elect, Oxford OX33 1HX, England
来源
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM | 2009年
关键词
D O I
10.1109/IOLTS.2009.5196017
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a C-testable S-box implementation which is one of the most complex blocks in AES hardware implementation. Only 12 constant vectors are sufficient to achieve 100% fault coverage in the S-box. C-testability is achieved with an extra hardware overhead of 8.2 percent.
引用
收藏
页码:210 / +
页数:2
相关论文
共 4 条
[1]  
RAHAMAN H, ACM TODAES, V13
[2]  
WOLKERSTORFER J, 2002, LNCS, V2271, P67
[3]   Secure scan: A design-for-test architecture for crypto chips [J].
Yang, B ;
Wu, KJ ;
Karri, R .
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, :135-140
[4]  
YANG B, 2004, SCAN BASED SIDE CHAN, P339