Heuristics in the routing algorithm for circuit layout design

被引:1
|
作者
Mani, N [1 ]
Quach, NH [1 ]
机构
[1] Monash Univ, Dept Elect & Comp Syst Engn, Clayton, Vic 3168, Australia
来源
关键词
D O I
10.1049/ip-cdt:20000260
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
New heuristics in solving the maze routing problem are presented. The proposed MQ algorithm generates a shortest path based on the depth-first vertex traversal approach in the direction towards the target. A set of heuristics is formulated by assigning a directional priority sequence to each vertex while finding the path. This method will find a shortest path between two points, if one exists, on a rectangular grid-of vertices. Some vertices, named blocking vertices, are occupied by other circuitry or by paths already routed, and hence are not available for routing. Blocking vertices are introduced as a means of modelling obstacles during the path finding process. An implementation of the algorithm and its experimental results are also reported.
引用
收藏
页码:59 / 64
页数:6
相关论文
共 50 条
  • [31] CONNECTION ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARDS
    GEYER, JM
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01): : 95 - +
  • [32] LAYOUT ALGORITHM FOR COMPUTER-AIDED-DESIGN OF DOUBLE-SIDED PRINTED-CIRCUIT BOARDS
    GERASIMOV, AL
    SERGEEV, SI
    AUTOMATION AND REMOTE CONTROL, 1990, 51 (07) : 953 - 959
  • [33] THERMAL DESIGN OF ELECTRONIC-CIRCUIT LAYOUT FOR RELIABILITY
    GUPTA, H
    SHARMA, J
    IEEE TRANSACTIONS ON RELIABILITY, 1982, 31 (01) : 19 - 22
  • [34] GEOMETRIC DESIGN RULE CHECK FOR HYBRID CIRCUIT LAYOUT
    ROSSMANN, W
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 126 - 130
  • [35] Design of a multicast routing algorithm
    Fujii, A
    Yamagata, T
    Nemoto, Y
    TWELFTH INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN-12), PROCEEDINGS, 1998, : 642 - 645
  • [36] DTA: Layout design tool for CMOS analog circuit
    Lai, YT
    Jiang, YC
    Kao, CC
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 537 - 540
  • [37] Automated Analog Circuit Design and Chip Layout Tool
    Farag, Fathi A.
    Ibrahim, Mohamed F.
    Shehata, Mohammed A.
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 482 - 485
  • [38] NETWORK LAYOUT PROCEDURE FOR PRINTED-CIRCUIT DESIGN
    FOULDS, LR
    PERERA, SM
    ROBINSON, DF
    COMPUTER-AIDED DESIGN, 1978, 10 (03) : 177 - 180
  • [39] Practice of "Design of Integrated Circuit Layout" Course Construction
    Wang, Jian
    Fan, Liping
    INFORMATION COMPUTING AND APPLICATIONS, PT I, 2011, 243 : 415 - 420
  • [40] Structured Analog Circuit and Layout Design with Transistor Array
    Yang, Bo
    Dong, Qing
    Li, Jing
    Nakatake, Shigetoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2475 - 2486