Heuristics in the routing algorithm for circuit layout design

被引:1
|
作者
Mani, N [1 ]
Quach, NH [1 ]
机构
[1] Monash Univ, Dept Elect & Comp Syst Engn, Clayton, Vic 3168, Australia
来源
关键词
D O I
10.1049/ip-cdt:20000260
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
New heuristics in solving the maze routing problem are presented. The proposed MQ algorithm generates a shortest path based on the depth-first vertex traversal approach in the direction towards the target. A set of heuristics is formulated by assigning a directional priority sequence to each vertex while finding the path. This method will find a shortest path between two points, if one exists, on a rectangular grid-of vertices. Some vertices, named blocking vertices, are occupied by other circuitry or by paths already routed, and hence are not available for routing. Blocking vertices are introduced as a means of modelling obstacles during the path finding process. An implementation of the algorithm and its experimental results are also reported.
引用
收藏
页码:59 / 64
页数:6
相关论文
共 50 条
  • [21] Clustering and heuristics algorithm for the vehicle routing problem with time windows
    Leon Villalba, Andres Felipe
    Gonzalez La Rotta, Elsa Cristina
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING COMPUTATIONS, 2022, 13 (02) : 165 - 184
  • [22] HTS sampler with improved circuit design and layout
    Maruyama, Michitaka
    Wakana, Hironori
    Hato, Tsunehiro
    Suzuki, Hideo
    Tanabe, Keiichi
    Uekusa, Koichiro
    Konno, Takeshi
    Sato, Nobuya
    Kawabata, Masayuki
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (03) : 579 - 587
  • [23] INTEGRATED CIRCUIT LAYOUT DESIGN FOR A MICROMECHANICAL ACCELEROMETER
    Lemko, I. V.
    Belyaev, Ya. V.
    Kostygov, D. V.
    Nevirkovets, N. N.
    Andryakov, Yu. A.
    Mikhteeva, A. A.
    2017 24TH SAINT PETERSBURG INTERNATIONAL CONFERENCE ON INTEGRATED NAVIGATION SYSTEMS (ICINS), 2017,
  • [24] AN ASSIGNMENT ALGORITHM WITH APPLICATIONS TO INTEGRATED-CIRCUIT LAYOUT
    ATALLAH, MJ
    HAMBRUSCH, SE
    DISCRETE APPLIED MATHEMATICS, 1986, 13 (01) : 9 - 22
  • [25] AN ALGORITHM FOR ELECTRICAL CIRCUIT-LAYOUT COINCIDENCE TESTING
    YEROKHIN, VV
    NOSKOV, YM
    SIPTCHUK, PP
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1981, 24 (06): : 91 - 95
  • [26] Meta-heuristics from nature for the loop layout design problem
    Nearchou, AC
    INTERNATIONAL JOURNAL OF PRODUCTION ECONOMICS, 2006, 101 (02) : 312 - 328
  • [27] Heuristics for urban road network design: Lane layout and signal settings
    Cantarella, G. E.
    Pavone, G.
    Vitetta, A.
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2006, 175 (03) : 1682 - 1695
  • [28] An intelligent system for automatic layout routing in aerospace design
    Van der Velden, Christian
    Bil, Cees
    Yu, Xinghuo
    Smith, Adrian
    INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2007, 3 (02) : 117 - 128
  • [29] An Optimization Algorithm for Simultaneous Routing and Buffer Insertion with Delay-Power Constraints in VLSI Layout Design
    Uttraphan, C.
    Shaikh-Husin, N.
    Hani, M. Khalil
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 357 - +
  • [30] Cellular manufacturing system aplication on redesign production layout with using heuristics algorithm
    Sugiyono, Andre
    2006 IEEE International Conference on Management of Innovation and Technology, Vols 1 and 2, Proceedings, 2006, : 940 - 944