Heuristics in the routing algorithm for circuit layout design

被引:1
|
作者
Mani, N [1 ]
Quach, NH [1 ]
机构
[1] Monash Univ, Dept Elect & Comp Syst Engn, Clayton, Vic 3168, Australia
来源
关键词
D O I
10.1049/ip-cdt:20000260
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
New heuristics in solving the maze routing problem are presented. The proposed MQ algorithm generates a shortest path based on the depth-first vertex traversal approach in the direction towards the target. A set of heuristics is formulated by assigning a directional priority sequence to each vertex while finding the path. This method will find a shortest path between two points, if one exists, on a rectangular grid-of vertices. Some vertices, named blocking vertices, are occupied by other circuitry or by paths already routed, and hence are not available for routing. Blocking vertices are introduced as a means of modelling obstacles during the path finding process. An implementation of the algorithm and its experimental results are also reported.
引用
收藏
页码:59 / 64
页数:6
相关论文
共 50 条
  • [1] AUTOMATIC PLACEMENT AND ROUTING IN CIRCUIT LAYOUT
    MALLADI, R
    SERRERO, G
    ONDE ELECTRIQUE, 1982, 62 (01): : 75 - 87
  • [2] CONCURRENT ALGORITHM FOR CIRCUIT LAYOUT
    VOLCHENSKAYA, TV
    KNYAZKOV, VS
    PROGRAMMING AND COMPUTER SOFTWARE, 1991, 17 (01) : 59 - 60
  • [3] Automatic Placement and Routing in Circuit Layout.
    Malladi, R.
    Serrero, G.
    Onde electrique, 1982, 61 (01): : 75 - 87
  • [4] Design for layout of a IF receiver circuit
    Qin, Yishou
    Wang, Ning
    Wu, Jin
    Liu, Qigui
    Chang, Changyuan
    Wei, Tongli
    Dianzi Qijian/Journal of Electron Devices, 2001, 24 (04):
  • [5] Decoupling Capacitor Placer Algorithm with Routing and Area Consideration in VLSI Layout Design
    Chee, Thomas Goh Fong
    Seang, Jonathan Ong Yoong
    Lee, Chun Keong
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 133 - 139
  • [6] Printed circuit board routing and package layout codesign
    Chen, SS
    Tseng, WD
    Yan, JT
    Chen, AJ
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 155 - 158
  • [7] A DECOMPOSITION ALGORITHM FOR CIRCUIT ROUTING
    HU, TC
    SHING, MT
    MATHEMATICAL PROGRAMMING STUDY, 1985, 24 (OCT): : 87 - 103
  • [8] Circuit Design Optimisation Using a Modified Genetic Algorithm and Device Layout Motifs
    Xiao, Yang
    Walker, James Alfred
    Bale, Simon J.
    Trefzer, Martin A.
    Tyrrell, Andy M.
    2014 IEEE INTERNATIONAL CONFERENCE ON EVOLVABLE SYSTEMS (ICES), 2014, : 1 - 8
  • [9] MODULE DESIGN FOR VLSI - HEURISTICS TO OPTIMIZE LAYOUT TOPOLOGY
    SCHMITT, FJ
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 189 - 193
  • [10] USE OF A VERY FAST ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARD DESIGN
    HOSKING, KH
    MARCONI REVIEW, 1971, 34 (182): : 207 - &