Generating High-Performance FPGA Accelerator Designs for Big Data Analytics with Fletcher and Apache Arrow

被引:1
|
作者
Peltenburg, Johan [1 ]
van Straten, Jeroen [1 ]
Brobbel, Matthijs [1 ]
Al-Ars, Zaid [1 ]
Hofstee, H. Peter [1 ,2 ]
机构
[1] Delft Univ Technol, Delft, Netherlands
[2] IBM Corp, Austin, TX USA
来源
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2021年 / 93卷 / 05期
关键词
FPGA; Accelerator; Big data; Analytics; Fletcher; Apache Arrow;
D O I
10.1007/s11265-021-01650-6
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As big data analytics systems are squeezing out the last bits of performance of CPUs and GPUs, the next near-term and widely available alternative industry is considering for higher performance in the data center and cloud is the FPGA accelerator. We discuss several challenges a developer has to face when designing and integrating FPGA accelerators for big data analytics pipelines. On the software side, we observe complex run-time systems, hardware-unfriendly in-memory layouts of data sets, and (de)serialization overhead. On the hardware side, we observe a relative lack of platform-agnostic open-source tooling, a high design effort for data structure-specific interfaces, and a high design effort for infrastructure. The open source Fletcher framework addresses these challenges. It is built on top of Apache Arrow, which provides a common, hardware-friendly in-memory format to allow zero-copy communication of large tabular data, preventing (de)serialization overhead. Fletcher adds FPGA accelerators to the list of over eleven supported software languages. To deal with the hardware challenges, we present Arrow-specific components, providing easy-to-use, high-performance interfaces to accelerated kernels. The components are combined based on a generic architecture that is specialized according to the application through an extensive infrastructure generation framework that is presented in this article. All generated hardware is vendor-agnostic, and software drivers add a platform-agnostic layer, allowing users to create portable implementations.
引用
收藏
页码:565 / 586
页数:22
相关论文
共 50 条
  • [21] PiCo: High-performance data analytics pipelines in modern C plus
    Misale, Claudia
    Drocco, Maurizio
    Tremblay, Guy
    Martinelli, Alberto R.
    Aldinucci, Marco
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2018, 87 : 392 - 403
  • [22] MuDBN: An Energy-Efficient and High-Performance Multi-FPGA Accelerator for Deep Belief Networks
    Cheng, Yuming
    Wang, Chao
    Zhao, Yangyang
    Chen, Xianglan
    Zhou, Xuehai
    Li, Xi
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 435 - 438
  • [23] AOS: An Automated Overclocking System for High-Performance CNN Accelerator Through Timing Delay Measurement on FPGA
    Jiang, Weixiong
    Yu, Heng
    Chen, Fupeng
    Ha, Yajun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (09) : 2952 - 2965
  • [24] High-Performance Geospatial Big Data Processing System Based on MapReduce
    Jo, Junghee
    Lee, Kang-Woo
    ISPRS INTERNATIONAL JOURNAL OF GEO-INFORMATION, 2018, 7 (10):
  • [25] How Big Data and High-Performance Computing Drive Brain Science
    Chen, Shanyu
    He, Zhipeng
    Han, Xinyin
    He, Xiaoyu
    Li, Ruilin
    Zhu, Haidong
    Zhao, Dan
    Dai, Chuangchuang
    Zhang, Yu
    Lu, Zhonghua
    Chi, Xuebin
    Niu, Beifang
    GENOMICS PROTEOMICS & BIOINFORMATICS, 2019, 17 (04) : 381 - 392
  • [26] A Big Data Security Scheme Based on High-Performance Cryptography Implementation
    Yang G.
    Ding H.
    Zou J.
    Jiang H.
    Chen Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (10): : 2207 - 2215
  • [27] How Big Data and High-performance Computing Drive Brain Science
    Shanyu Chen
    Zhipeng He
    Xinyin Han
    Xiaoyu He
    Ruilin Li
    Haidong Zhu
    Dan Zhao
    Chuangchuang Dai
    Yu Zhang
    Zhonghua Lu
    Xuebin Chi
    Beifang Niu
    Genomics,Proteomics & Bioinformatics, 2019, 17 (04) : 381 - 392
  • [28] High-performance FPGA Architecture for Data Streams Processing on Example of IPsec Gateway
    Korona, Mateusz
    Skowron, Krzysztof
    Trzepinski, Mateusz
    Rawski, Mariusz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2018, 64 (03) : 351 - 356
  • [29] Witelo: Automated generation and timing characterization of distributed-control macroblocks for high-performance FPGA designs
    Sierra, Roberto
    Carreras, Carlos
    Caffarena, Gabriel
    INTEGRATION-THE VLSI JOURNAL, 2019, 68 : 1 - 11
  • [30] Approaches of enhancing interoperations among high performance computing and big data analytics via augmentation
    Pathak, Ajeet Ram
    Pandey, Manjusha
    Rautaray, Siddharth S.
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2020, 23 (02): : 953 - 988