Cloud-based power estimation and power-aware scheduling for embedded systems

被引:7
作者
Chen, Da-Ren [1 ]
Chiang, Kai-Feng [1 ]
机构
[1] Natl Taichung Univ Sci & Technol, Dept Informat Management, Taichung 404, Taiwan
关键词
Embedded system; Power profiling; Power-aware cluster scheduling; Wireless sensor networks; Cloud computing; Directed acylic graph; DYNAMIC VOLTAGE; LEVEL;
D O I
10.1016/j.compeleceng.2015.06.004
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power efficiency is a crucial issue for embedded systems, and effective power profiling and prediction tools are in high demand. This paper presents a cloud-based power profiling (CPP) tool for recording system calls and their associated parameters to predict hardware power consumption when running target applications. Based on hardware power consumption and system profiling from the operating system (OS) kernel, the proposed network model can effectively summarize running behavior of the target applications and the relationship among system calls. This model is also used to develop an energy efficient cluster scheduling for user-inactive processes to reduce the power consumption and extend the service time of embedded systems. These profiling data can be integrated into a cloud model to be maintained by software designers or OS developers to accommodate power estimation and scheduling data for a variety of platforms. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:204 / 221
页数:18
相关论文
共 24 条
[1]  
[Anonymous], NWUEECS1006
[2]  
[Anonymous], LINUX KERNEL DEV
[3]  
[Anonymous], THINK DIGIT
[4]  
[Anonymous], CENGAGE LEARNING
[5]  
[Anonymous], LINUX J
[6]   StarPU: a unified platform for task scheduling on heterogeneous multicore architectures [J].
Augonnet, Cedric ;
Thibault, Samuel ;
Namyst, Raymond ;
Wacrenier, Pierre-Andre .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2011, 23 (02) :187-198
[7]  
Blagodurov S., 2011, Linux Symposium, P81
[8]   Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures [J].
Blume, H. ;
Becker, D. ;
Rotenberg, L. ;
Botteck, M. ;
Brakensiek, J. ;
Noll, T. G. .
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) :689-702
[9]  
Brooks David., 2000, WATTCH FRAMEWORK ARC, V28
[10]   A dynamic voltage scaled microprocessor system [J].
Burd, TD ;
Pering, TA ;
Stratakos, AJ ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1571-1580