Test generation for multiple state-table faults in finite-state machines

被引:25
作者
Pomeranz, I
Reddy, SM
机构
[1] Electrical and Computer Engineering Department, University of Iowa, Iowa City
基金
美国国家科学基金会;
关键词
finite-state machines; implicit enumeration; multiple faults; state-table faults; test generation;
D O I
10.1109/12.599899
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A test generation procedure to detect multiple state-table faults in finite-state machines is proposed. The importance of multiple state-table faults and their advantages as test generation objectives to avoid the need for checking experiments are considered. The proposed procedure is based on a new method for implicit enumeration of large numbers of multiple faults by using incompletely specified faulty machines. Experimental results are presented to demonstrate the effectiveness of implicit fault enumeration in detecting large numbers of multiple faults and in guaranteeing detection of all the faults or all the faults up to a specific multiplicity.
引用
收藏
页码:783 / 794
页数:12
相关论文
共 8 条
[1]  
CHENG KT, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P162, DOI 10.1109/TEST.1990.114014
[2]  
Cho H., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P67
[3]   TEST-GENERATION AND VERIFICATION FOR HIGHLY SEQUENTIAL-CIRCUITS [J].
GHOSH, A ;
DEVADAS, S ;
NEWTON, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) :652-667
[4]  
Hennie F., 1968, Finite-State Models for Logical Machines
[5]  
Kohavi Z, 1978, SWITCHING FINITE AUT
[6]   TEST-GENERATION FOR SEQUENTIAL-CIRCUITS [J].
MA, HKT ;
DEVADAS, S ;
NEWTON, AR ;
SANGIOVANNIVINCENTELLI, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (10) :1081-1093
[7]  
POMERANZ I, 1994, IEEE T COMPUTER MAR, P378
[8]   A PROTOCOL TEST-GENERATION PROCEDURE [J].
SABNANI, K ;
DAHBURA, A .
COMPUTER NETWORKS AND ISDN SYSTEMS, 1988, 15 (04) :285-297