Approximate analytical modeling of silicon internal inductance of VLSI interconnects

被引:0
|
作者
Ymeri, H
Nauwelaersa, B
Maex, K
De Roest, D
Stucchi, M
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, Div ESAT TELEMIC, ESAT, B-3001 Louvain, Belgium
[2] IMEC, B-3001 Louvain, Belgium
关键词
semiconductors; microelectronics; IC; Integrated Circuits; VLSI circuits; Very Large Scale of Integration circuits; interconnects; internal inductance; lossy silicon substrates; analytical modeling; approximate modeling; GREEN'S unctions; electric current; current distribution; eddy current; substrate resistivity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In previous work, a closed form expressions for the series line impedance per unit length of a single and multiple coupled interconnects on lossy silicon substrate were presented. In this paper, the induced current density distribution inside silicon substrate and quasi-static Green's function approach were used to derive the frequency-dependent closed-form expression for the internal inductance per unit length accociated with the silicon substrate. With this expression, we can quantitatively determine what percentage of the total inductance per unit length is associated with the internal silicon substrate inductance for a given frequency. The effect of the substrate resistivity on the inductance of on-chip interconnects was examined. It was shown that depending on the frequency, large changes in the inductance can occur due to this effect.
引用
收藏
页码:79 / 81
页数:3
相关论文
共 50 条
  • [31] MODELING OF RESISTIVE INTERCONNECTS FOR COMPUTER-AIDED ANALYSIS OF VLSI CIRCUITS
    ABUELMAATTI, MT
    ELECTRONICS LETTERS, 1989, 25 (25) : 1734 - 1735
  • [32] Modeling of Electromigration of the Through Silicon Via Interconnects
    Chen, Zhaohui
    Lv, Zhicheng
    Wang, XueFang
    Liu, Yong
    Liu, Sheng
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1221 - 1225
  • [33] Silicon-based building blocks for VLSI on-chip optical interconnects
    Chen, H
    Haurylau, M
    Weiss, SM
    Ruan, J
    Zhang, J
    Ouyang, H
    Fauchet, PM
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 237 - 239
  • [34] Wavelets modeling of inductance of interconnects in digital circuits of mixed-signal ICs
    Wang Jun
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 1279 - 1283
  • [35] Loop-based inductance extraction and modeling for multiconductor on-chip interconnects
    Yu, S
    Petranovic, DM
    Krishnan, S
    Lee, K
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 135 - 145
  • [36] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
    方蜀州
    王泽毅
    ScienceinChina(SeriesF:InformationSciences), 2002, (06) : 453 - 461
  • [37] Using Multiple Scales Method to calculate threshold crossing time for the ramp response for high inductance VLSI interconnects
    Ligocka, Agnieszka
    Bandurski, Wojciech
    2008 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2008, : 192 - 195
  • [38] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
    Fang, SZ
    Wang, ZY
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2002, 45 (06): : 453 - 461
  • [39] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
    Shuzhou Fang
    Zeyi Wang
    Science in China Series F: Information Sciences, 2002, 45 (6): : 453 - 461
  • [40] New analytic expressions for mutual inductance and resistance of coupled interconnects on lossy silicon substrate
    Ymeri, H
    Nauwelaers, B
    Maex, K
    Vandenberghe, S
    De Roest, D
    2001 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2001, : 192 - 200