共 50 条
- [22] Neural networks based modeling of VLSI on-chip interconnects J. Comput. Inf. Syst., 2006, 4 (1457-1464):
- [23] Statistical modeling of cross-coupling effects in VLSI interconnects ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 503 - 506
- [24] MODELING SILICON EMITTERS FOR VLSI TRANSISTORS SOLID-STATE ELECTRONICS, 1987, 30 (11) : 1137 - 1141
- [25] Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide 2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 195 - +
- [26] Mutual inductance modeling for multiple RLC interconnects with application to shield insertion IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 344 - 347
- [28] Modeling and characterization of on-chip inductance for high speed VLSI design NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 80 - 85
- [29] Approximate Analytical Modeling of Leptospirosis Infection 13TH IMT-GT INTERNATIONAL CONFERENCE ON MATHEMATICS, STATISTICS AND THEIR APPLICATIONS (ICMSA2017), 2017, 1905