Approximate analytical modeling of silicon internal inductance of VLSI interconnects

被引:0
|
作者
Ymeri, H
Nauwelaersa, B
Maex, K
De Roest, D
Stucchi, M
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, Div ESAT TELEMIC, ESAT, B-3001 Louvain, Belgium
[2] IMEC, B-3001 Louvain, Belgium
关键词
semiconductors; microelectronics; IC; Integrated Circuits; VLSI circuits; Very Large Scale of Integration circuits; interconnects; internal inductance; lossy silicon substrates; analytical modeling; approximate modeling; GREEN'S unctions; electric current; current distribution; eddy current; substrate resistivity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In previous work, a closed form expressions for the series line impedance per unit length of a single and multiple coupled interconnects on lossy silicon substrate were presented. In this paper, the induced current density distribution inside silicon substrate and quasi-static Green's function approach were used to derive the frequency-dependent closed-form expression for the internal inductance per unit length accociated with the silicon substrate. With this expression, we can quantitatively determine what percentage of the total inductance per unit length is associated with the internal silicon substrate inductance for a given frequency. The effect of the substrate resistivity on the inductance of on-chip interconnects was examined. It was shown that depending on the frequency, large changes in the inductance can occur due to this effect.
引用
收藏
页码:79 / 81
页数:3
相关论文
共 50 条
  • [21] Semi-analytic approach for modeling and analysis of VLSI interconnects
    Ymeri, H
    Nauwelaers, B
    Maex, K
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (02) : 277 - 282
  • [22] Neural networks based modeling of VLSI on-chip interconnects
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    J. Comput. Inf. Syst., 2006, 4 (1457-1464):
  • [23] Statistical modeling of cross-coupling effects in VLSI interconnects
    Agarwal, Mridul
    Agarwal, Kanak
    Sylvester, Dennis
    Blaauw, David
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 503 - 506
  • [24] MODELING SILICON EMITTERS FOR VLSI TRANSISTORS
    BENNETT, HS
    SOLID-STATE ELECTRONICS, 1987, 30 (11) : 1137 - 1141
  • [25] Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide
    Ranjithkumar, R.
    Rajaram, S.
    Raju, S.
    Abhaikumar, V.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 195 - +
  • [26] Mutual inductance modeling for multiple RLC interconnects with application to shield insertion
    Zhang, JM
    Friedman, EG
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 344 - 347
  • [27] Piecewise physical modeling of series resistance and inductance of on-chip interconnects
    Cortes-Hernandez, Diego M.
    Torres-Torres, Reydezel
    Linares-Aranda, Monico
    Gonzalez-Diaz, Oscar
    SOLID-STATE ELECTRONICS, 2016, 120 : 1 - 5
  • [28] Modeling and characterization of on-chip inductance for high speed VLSI design
    Arora, ND
    Song, L
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 80 - 85
  • [29] Approximate Analytical Modeling of Leptospirosis Infection
    Ismail, Nur Atikah
    Azmi, Amirah
    Yusof, Fauzi Mohamed
    Ismail, Ahmad Izani
    13TH IMT-GT INTERNATIONAL CONFERENCE ON MATHEMATICS, STATISTICS AND THEIR APPLICATIONS (ICMSA2017), 2017, 1905
  • [30] Modeling strategies of the input admittance of RC interconnects for VLSI CAD tools
    Alioto, Massimo
    MICROELECTRONICS JOURNAL, 2011, 42 (01) : 63 - 73